{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:21:33Z","timestamp":1759332093691,"version":"3.32.0"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1995,6,1]],"date-time":"1995-06-01T00:00:00Z","timestamp":801964800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995,6]]},"DOI":"10.1007\/bf00996436","type":"journal-article","created":{"date-parts":[[2005,1,18]],"date-time":"2005-01-18T18:37:56Z","timestamp":1106073476000},"page":"265-276","source":"Crossref","is-referenced-by-count":40,"title":["A realistic defect oriented testability methodology for analog circuits"],"prefix":"10.1007","volume":"6","author":[{"given":"Manoj","family":"Sachdev","sequence":"first","affiliation":[]}],"member":"297","reference":[{"issue":"No. 7","key":"CR1","doi-asserted-by":"crossref","first-page":"411","DOI":"10.1109\/TCS.1979.1084676","volume":"26","author":"P. Duhamel","year":"1979","unstructured":"P. Duhamel and J.C. Rault, ?Automatic Test Generation Techniques for Analog Circuits and Systems: A Review,?IEEE Transactions on Circuits and Systems, Vol. CAS-26, No. 7, pp. 411?440, 1979.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"M. Slamani and B. Kaminska, ?Analog Circuit Fault Diagnosis Based on Sensitivity Computation and Functional Testing,?IEEE Design and Test of Computers, pp. 30?39, March 1992.","DOI":"10.1109\/54.124515"},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"A. Walker, W.E. Alexander, and P. Lala, ?Fault Diagnosis in Analog Circuits Using Elemental Modulation,?IEEE Design and Test of Computers, pp. 19?29, March 1992.","DOI":"10.1109\/54.124514"},{"issue":"No. 1","key":"CR4","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/43.184847","volume":"12","author":"B.R. Epstein","year":"1993","unstructured":"B.R. Epstein, M. Czigler, and S.R. Miller, ?Fault Detection and Classification in Linear Integrated Circuits: An Application of Discrimination Analysis and Hypothesis Testing,?IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, Vol. 12, No. 1, pp. 102?112, 1993.","journal-title":"IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems"},{"issue":"No. 7","key":"CR5","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1109\/TCS.1979.1084668","volume":"26","author":"N.J. Elias","year":"1979","unstructured":"N.J. Elias, ?The Application of Statistical Simulation to Automated the Analog Test Development,?IEEE Transactions on Circuits and Systems, Vol. CAS-26, No. 7, pp. 513?517, 1979.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"CR6","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/TCT.1962.1086882","volume":"9","author":"R.S. Berkowitz","year":"1962","unstructured":"R.S. Berkowitz, ?Conditions for network-element-value solvability,?IRE Trans. Circuit Theory, Vol. CT-9, pp. 24?29, 1962.","journal-title":"IRE Trans. Circuit Theory"},{"issue":"No. 7","key":"CR7","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/TCS.1979.1084660","volume":"26","author":"T.N. Trick","year":"1979","unstructured":"T.N. Trick, W. Mayeda, and A.A. Sakla, ?Calculation of Parameter Values from Node Voltage Measurements,?IEEE Transactions on Circuits and Systems, Vol. CAS-26, No. 7, pp. 466?474, 1979.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"No. 7","key":"CR8","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1109\/TCS.1979.1084658","volume":"26","author":"N. Navid","year":"1979","unstructured":"N. Navid and A.N. Willson, Jr., ?A Theory and an Algorithm for Analog Fault Diagnosis,?IEEE Transactions on Circuits and Systems, Vol. CAS-26, No. 7, pp. 440?456, 1979.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"No. 11","key":"CR9","doi-asserted-by":"crossref","first-page":"1088","DOI":"10.1109\/TCS.1981.1084926","volume":"28","author":"R.W. Priester","year":"1981","unstructured":"R.W. Priester and J.B. Clary, ?New Measures of Testability and Test Complexity for Linear Analog Failure Analysis,?IEEE Transactions on Circuits and Systems, Vol. CAS-28, No. 11, pp. 1088?1092, 1981.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"No. 11","key":"CR10","doi-asserted-by":"crossref","first-page":"1093","DOI":"10.1109\/TCS.1981.1084927","volume":"28","author":"V. Visvanathan","year":"1981","unstructured":"V. Visvanathan and A. Sangiovanni-Vincentelli, ?Diagnosability of Nonlinear Circuits and Systems?Part I: The DC case,?IEEE Transactions on Circuits and Systems, Vol. CAS-28, No. 11, pp. 1093?1102, 1981.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"No. 11","key":"CR11","doi-asserted-by":"crossref","first-page":"1103","DOI":"10.1109\/TCS.1981.1084928","volume":"28","author":"R. Saeks","year":"1981","unstructured":"R. Saeks, A. Sangiovanni-Vincentelli, and V. Visvanathan, ?Diagnosability of Nonlinear Circuits and Systems?Part II: Dynamical case,?IEEE Transactions on Circuits and Systems, Vol. CAS-28, No. 11, pp. 1103?1108, 1981.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"No. 4","key":"CR12","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/TCS.1983.1085352","volume":"30","author":"L. Rapisarda","year":"1983","unstructured":"L. Rapisarda and R.A. Decarlo, ?Analog Multifrequency Fault Diagnosis,?IEEE Transactions on Circuits and Systems, Vol. CAS-30, No. 4, pp. 223?234, 1983.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"No. 7","key":"CR13","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/TCS.1984.1085558","volume":"31","author":"A.E. Salama","year":"1984","unstructured":"A.E. Salama, J.A. Starzyk, and J.W. Bandler, ?A Unified Decomposition Approach for Fault Location in Large Analog Circuits,?IEEE Transactions on Circuits and Systems, Vol. CAS-31, No. 7, pp. 609?622, 1984.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"G.J. Hemink, B.W. Meijer, and H.G. Kerkhoff, ?TASTE: A Tool for Analog System Testability Evaluation,?Proceeding of International Test Conference, pp. 829?838, 1988.","DOI":"10.1109\/TEST.1988.207870"},{"issue":"No. 7","key":"CR15","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1109\/TCS.1979.1084665","volume":"26","author":"W. Hochwald","year":"1979","unstructured":"W. Hochwald and J.D. Bastian, ?A DC Approach for Analog Dictionary Determination,?IEEE Transactions on Circuits and Systems, Vol. CAS-26, No. 7, pp. 523?529, 1979.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"No. 7","key":"CR16","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1109\/TCS.1979.1084661","volume":"26","author":"A.T. Johnson Jr.","year":"1979","unstructured":"A.T. Johnson, Jr., ?Efficient Fault Analysis in Linear Analog Circuits,?IEEE Transactions on Circuits and Systems, Vol. CAS-26, No. 7, pp. 475?484, 1979.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"CR17","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/43.21830","volume":"8","author":"L. Milor","year":"1989","unstructured":"L. Milor and V. Visvanathan, ?Detection of catastrophic faults in analog integrated circuits,?IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, Vol. 8, pp. 114?130, 1989.","journal-title":"IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems"},{"issue":"No. 43","key":"CR18","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1049\/ree.1973.0079","volume":"9","author":"H. Sriyananda","year":"1973","unstructured":"H. Sriyananda and D.R. Towill, ?Fault Diagnosis Using Time-Domain Measurements,?Radio and Electronic Engineer, Vol. 9, No. 43, pp. 523?533, 1973.","journal-title":"Radio and Electronic Engineer"},{"issue":"No. 2","key":"CR19","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/TCS.1982.1085114","volume":"29","author":"A. Pahwa","year":"1982","unstructured":"A. Pahwa and R. Rohrer, ?Band Faults: Efficient Approximations to Fault Bands for the Simulation Before Fault Diagnosis of Linear Circuits,?IEEE Transactions on Circuits and Systems, Vol. CAS-29, No. 2, pp. 81?88, 1982.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"W. Maly, ?Realistic Fault Modeling for VLSI Testing,?24th ACM\/IEEE Design Automation Conference, pp. 173?180, 1987.","DOI":"10.1145\/37888.37914"},{"key":"CR21","doi-asserted-by":"crossref","unstructured":"I.M. Soden and C.F. Hawkins, ?Electrical properties and detection methods for CMOS IC defects,?Proc. of European Test Conf., pp. 159?167, 1989.","DOI":"10.1109\/ETC.1989.36238"},{"key":"CR22","doi-asserted-by":"crossref","unstructured":"M. Soma, ?An Experimental Approach to Analog Fault Models,?Custom Integrated Circuits Conference, pp. 13.6.1?13.6.4, 1991.","DOI":"10.1109\/CICC.1991.164061"},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"M. Sachdev, ?Catastrophic Defect Oriented Testability Analysis of a Class AB Amplifier,?Proceedings of Defect and Fault Tolerance in VLSI Systems, pp. 319?326, Oct. 1993.","DOI":"10.1109\/DFTVS.1993.595828"},{"issue":"No. 6","key":"CR24","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MDT.1985.294793","volume":"2","author":"J.P. Shen","year":"1985","unstructured":"J.P. Shen, W. Maly, and F.J. Ferguson, ?Inductive Fault Analysis of MOS Integrated Circuits,?IEEE Design and Test of Computers, Vol. 2, No. 6, pp. 13?26, 1985.","journal-title":"IEEE Design and Test of Computers"},{"key":"CR25","unstructured":"W. Maly, F.J. Ferguson, and J.P. Shen, ?Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells,?Proceeding of International Test Conference, pp. 390?399, 1984."},{"key":"CR26","unstructured":"W. Maly, W.R. Moore, and A.J. Strojwas, ?Yield Loss Mechanisms and Defect Tolerance,?SRC-CMU Research Center for Computer Aided Design, Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213."},{"issue":"No. 1","key":"CR27","first-page":"114","volume":"5","author":"W. Maly","year":"1986","unstructured":"W. Maly, A.J. Strojwas, and S.W. Director, ?VLSI Yield Prediction and Estimation: A Unified Frameword,?IEEE Trans. on CAN, Vol. CAD-5, No. 1, pp 114?130, 1986.","journal-title":"IEEE Trans. on CAN"},{"key":"CR28","unstructured":"C.F. Hawkins and J.M. Soden, ?Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs,?Proceeding of International Test Conference, pp. 544?555, 1985."},{"key":"CR29","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/MDT.1986.294977","volume":"2","author":"J.M. Soden","year":"1986","unstructured":"J.M. Soden and C.F. Hawkins, ?Test Considerations for Gate Oxide Shorts in CMOS ICs,?IEEE Design and Test of Computers, Vol. 2, pp. 56?64, 1986.","journal-title":"IEEE Design and Test of Computers"},{"issue":"4","key":"CR30","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TCAD.1986.1270225","volume":"5","author":"H. Walker","year":"1986","unstructured":"H. Walker and S.W. Director, ?VLASIC: A Catastrophic Fault Yield Simulator Integrated Circuits,?IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. CAD-5(4), pp. 541?556, 1986.","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"key":"CR31","doi-asserted-by":"crossref","unstructured":"R. Rodriguez-Montanes, E.M.J.G. Bruls, and J. Figueras, ?Bridging Defects Resistance Measurements in CMOS Process,?Proceeding of International Test Conference, pp. 892?899, 1992.","DOI":"10.1109\/TEST.1992.527915"},{"key":"CR32","doi-asserted-by":"crossref","unstructured":"K.D. Wagner and T.W. Williams, ?Design for Testability of Mixed Signal Integrated Circuits,?Proceeding of International Test Conference, pp. 823?828, 1988.","DOI":"10.1109\/TEST.1988.207869"},{"key":"CR33","doi-asserted-by":"crossref","unstructured":"T.M. Souders and G.N. Stenbakken, ?A Comprehensive Approach for Modeling and Testing Analog and Mixed Signal Devices,?Proceeding of International Test Conference, pp. 169?176, 1990.","DOI":"10.1109\/TEST.1990.114015"},{"key":"CR34","doi-asserted-by":"crossref","unstructured":"L. Milor and A. Sangiovanni-Vincentelli, ?Optimal test set design for analog circuits,?International Conference on Computer Aided Design, pp. 294?297, 1990.","DOI":"10.1109\/ICCAD.1990.129906"},{"key":"CR35","unstructured":"M. Soma, ?Fault Modeling and Test Generation for Sample and Hold Circuits,?International Symposium on Circuits and Systems, pp. 2072?2075, 1991."},{"key":"CR36","doi-asserted-by":"crossref","unstructured":"A. Meixner and W. Maly, ?Fault Modeling for the Testing of Mixed Integrated Circuits,?Proceeding of International Test Conference, pp. 564?572, 1991.","DOI":"10.1109\/TEST.1991.519719"},{"key":"CR37","unstructured":"M. Syrzycki, ?Modeling of Spot Defects in MOS Transistors,?IEEE Proc. Int. Test Conference, pp. 148?157, 1987."},{"key":"CR38","doi-asserted-by":"crossref","unstructured":"E.M.J.G. Bruls, ?Reliability aspects of defects analysis,?Proc. of European Test Conference, pp. 17?26, April 1993.","DOI":"10.1109\/ETC.1993.246537"},{"key":"CR39","doi-asserted-by":"crossref","unstructured":"H.H. Huston and C.P. Clarke, ?Reliability Defect Detection and Screening During Processing?Theory and Implementation,?Proceedings of IRPS, pp. 268?275, 1992.","DOI":"10.1109\/IRPS.1992.363306"},{"key":"CR40","doi-asserted-by":"crossref","unstructured":"R.H. Williams and C.F. Hawkins, ?Errors in Testing,?Proceeding of International Test Conference, pp. 1018?1027, 1990.","DOI":"10.1109\/TEST.1990.114125"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00996436.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00996436\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00996436","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T17:11:29Z","timestamp":1734887489000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00996436"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,6]]},"references-count":40,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,6]]}},"alternative-id":["BF00996436"],"URL":"https:\/\/doi.org\/10.1007\/bf00996436","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1995,6]]}}}