{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T05:05:48Z","timestamp":1744520748863,"version":"3.32.0"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1995,6,1]],"date-time":"1995-06-01T00:00:00Z","timestamp":801964800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995,6]]},"DOI":"10.1007\/bf00996437","type":"journal-article","created":{"date-parts":[[2005,1,18]],"date-time":"2005-01-18T18:37:56Z","timestamp":1106073476000},"page":"277-294","source":"Crossref","is-referenced-by-count":13,"title":["An advanced diagnostic method for delay faults in combinational faulty circuits"],"prefix":"10.1007","volume":"6","author":[{"given":"P.","family":"Girard","sequence":"first","affiliation":[]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","unstructured":"Y. Arzoumanian and J. Waicukauski, ?Fault Diagnosis in an LSSD Environment,?Proc. of Int. Test Conf., pp. 86?88, October 1981."},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"J.A. Waicukauski and E. Lindbloom, ?Failure Diagnosis of Structured VLSI,?IEEE Design and Test of Computers, pp. 49?60, August 1989.","DOI":"10.1109\/54.32421"},{"issue":"No. 7","key":"CR3","doi-asserted-by":"crossref","first-page":"813","DOI":"10.1109\/43.3952","volume":"7","author":"H. Cox","year":"1988","unstructured":"H. Cox and J. Rajski, ?A Method of Fault Analysis for Test Generation and Fanlt Diagnosis,?IEEE Trans. Computer-Aided Design, Vol. 7, No. 7, pp. 813?833, 1988.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"CR4","unstructured":"M. Abramovici and M.A. Breuer, ?Fault Diagnosis in Sequential Circuits Based on an Effect-Cause Analysis,?Proc. of 10th Fault Tolerant computing Symp., pp. 313?315, October 1980."},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"M. Abramovici, P.R. Menon, and D.T. Miller, ?Critical Path Tracing?An Alternative to Fault Simulation,?Proc. 20th Design Autom. Conf., pp. 214?220, June 1983.","DOI":"10.1109\/DAC.1983.1585651"},{"key":"CR6","unstructured":"E.P. Hsieh, R.A. Rasmussen, L.J. Vidunas, and W.T. Davis, ?Delay Test Generation,?Proc. 14th Design Autom. Conf., pp. 486?491, June 1977."},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"A.K. Pramanick and S.M. Reddy, ?On the Detection of Delay Faults,?Proc. of Int. Test Conf., pp. 845?856, September 1988.","DOI":"10.1109\/TEST.1988.207872"},{"issue":"No 2","key":"CR8","first-page":"193","volume":"12","author":"H.C. Chen","year":"1993","unstructured":"H.C. Chen and D. Hung-Chang Du, ?Path Sensitization in Critical Path Problem,?IEEE Trans. on CAD, Vol. 12, No 2, pp. 193?207, 1993.","journal-title":"IEEE Trans. on CAD"},{"issue":"No 4","key":"CR9","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"A.P. Chandrakasan, S. Sheng, and R.W. Brodersen, ?Low-Power CMOS Digital Design,?IEEE Journal of Solid-State Circuits, Vol. 27, No 4, pp. 473?484, 1992.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"A.K. Pramanick and S.M. Reddy, ?On the Computation of the Ranges of Detected Delay Fault Sizes,?Proc. of Int. Conf. on CAD, pp. 126?129, November 1989.","DOI":"10.1109\/ICCAD.1989.76919"},{"key":"CR11","unstructured":"F. Fink, K. Fuchs, and M.H. Schulz, ?An Efficient Parallel Pattern Gate Delay Fault Simulator with Accelerated Detected Fault Size Determination Capabilities,?Proc. of Euro. Test Conf., pp. 171?180, April 1991."},{"key":"CR12","doi-asserted-by":"crossref","unstructured":"W.W. Mao and M.D. Ciletti, ?A Variable Observation Time Method for Testing Delay Faults,?Proc. 27th Design Autom. Conf., pp. 728?731, June 1990.","DOI":"10.1145\/123186.123454"},{"issue":"No 3","key":"CR13","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/43.46805","volume":"9","author":"V.S. Iyengar","year":"1990","unstructured":"V.S. Iyengar, B.K. Rosen, and J.A. Waicukauski, ?On Computing the Sizes of Detected Delay Faults,?IEEE Trans. on CAD, Vol. 9, No 3, pp. 299?312, 1990.","journal-title":"IEEE Trans. on CAD"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"A.K. Pramanick and S.M. Reddy, ?On the Fault Coverage of Delay Fault Detecting Tests,?Proc. of Euro. Design & Test Conf., pp. 334?338, 1990.","DOI":"10.1109\/EDAC.1990.136669"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"V.S. Iyengar, B.K. Rosen, and I. Spillinger, ?Delay Test Generation 1-Concepts and Coverage Metrics,?Proc. of Int. Test Conf., pp. 857?866, September 1988.","DOI":"10.1109\/TEST.1988.207873"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"W.W. Mao and M.D. Ciletti, ?A Simplified Six-Waveform Type Method for Delay Fault testing,?Proc. 26th Design Autom. Conf., pp. 730?733, June 1989.","DOI":"10.1145\/74382.74515"},{"key":"CR17","unstructured":"J.L. Carter, V.S. Iyengar, and B.K. Rosen, ?Efficient Test Coverage Determination for Delay Faults,?Proc. of Int. Test Conf., pp. 418?427, September 1990."},{"key":"CR18","unstructured":"G.L. Smith, ?Model for Delay Faults Based upon Paths,?Proc. of Int. Test Conf., pp. 342?349, November 1985."},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"P. Girard, C. Landrault, and S. Pravossoudovitch, ?A Novel Approach to Delay Fault Diagnosis,?Proc. 29th Design Autom. Conf., pp. 357?360, June 1992.","DOI":"10.1109\/DAC.1992.227778"},{"issue":"No 2","key":"CR20","doi-asserted-by":"crossref","first-page":"274","DOI":"10.1109\/TCAD.1986.1270196","volume":"5","author":"J.P. Hayes","year":"1986","unstructured":"J.P. Hayes, ?Digital Simulation with Multiple Logic Values,?IEEE Trans. on CAD, Vol. 5, No 2, pp. 274?283, 1986).","journal-title":"IEEE Trans. on CAD"},{"key":"CR21","doi-asserted-by":"crossref","unstructured":"P. Girard, C. Landrault, and S. Pravossoudovitch, ?A reconvergent Fanout Analysis for the CPT Algorithm used in Delay Fault Diagnosis,?Proc. of Euro. Test Conf., pp. 83?88, April 1993.","DOI":"10.1109\/ETC.1993.246530"},{"key":"CR22","doi-asserted-by":"crossref","unstructured":"F. Maamari and J. Rajski, ?A Reconvergent Fanout Analysis for Efficient Exact Fault Simulation of Combinational Circuits,?Proc. IEEE Int. Symp. on Circuits and Systems, pp. 122?127, June 1988.","DOI":"10.1109\/FTCS.1988.5309"},{"key":"CR23","unstructured":"F. Brglez and H. Fujiwara, ?A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran,?Proc. of IEEE Symp. on Circuits and Systems, pp. 663?698, June 1985."},{"key":"CR24","doi-asserted-by":"crossref","unstructured":"E.S. Park, M.R. Mercer, and T.W. Williams, ?A Statistical Model for Delay Fault Testing,?IEEE Design & Test of Computers, pp. 45?55, February 1989.","DOI":"10.1109\/54.20389"},{"key":"CR25","doi-asserted-by":"crossref","unstructured":"N.N. Tendolkar, ?Analysis of Timing Failures due to Random AC Defects in VLSI Modules,?Proc. 22th Design Autom. Conf., pp. 709?714, June 1985.","DOI":"10.1109\/DAC.1985.1586020"},{"key":"CR26","doi-asserted-by":"crossref","unstructured":"D. Dumas, P. Girard, C. Landrault, and S. Pravossoudovitch, ?An Implicit Delay Fault Simulation Method with Approximate Detection Threshold Calculation,?Proc. of Int. Test Conf., pp. 705?713, October 1993.","DOI":"10.1109\/TEST.1993.470632"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00996437.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00996437\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00996437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T17:11:27Z","timestamp":1734887487000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00996437"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,6]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,6]]}},"alternative-id":["BF00996437"],"URL":"https:\/\/doi.org\/10.1007\/bf00996437","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1995,6]]}}}