{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T12:03:32Z","timestamp":1648814612302},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1995,6,1]],"date-time":"1995-06-01T00:00:00Z","timestamp":801964800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995,6]]},"DOI":"10.1007\/bf00996439","type":"journal-article","created":{"date-parts":[[2005,1,18]],"date-time":"2005-01-18T18:37:56Z","timestamp":1106073476000},"page":"313-323","source":"Crossref","is-referenced-by-count":0,"title":["Universal test set generation for CMOS circuits"],"prefix":"10.1007","volume":"6","author":[{"given":"Beyin","family":"Chen","sequence":"first","affiliation":[]},{"given":"Chung","family":"Len Lee","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","unstructured":"S.B. Akers, ?Functional Testing with Binary Decision Diagram?,Proc. Int. Symp. Fault-Tolerant Comput., pp. 82?92, June 1978."},{"issue":"No. 3","key":"CR2","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/TC.1980.1675554","volume":"29","author":"M.A. Breuer","year":"1980","unstructured":"M.A. Breuer and A.D. Friedman, ?Functional Level Primitives in Test Generation,?IEEE Trans. on Computers, Vol. C-29, No. 3, pp. 223?235, 1980.","journal-title":"IEEE Trans. on Computers"},{"issue":"No. 7","key":"CR3","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/TC.1982.1676054","volume":"31","author":"Y.H. Levendel","year":"1982","unstructured":"Y.H. Levendel and P.R. Menon, ?Test Generation Algorithms for Computer Hardware Description Languages,?IEEE Trans. on Computers, Vol. C-31, No. 7, pp. 577?589, 1982.","journal-title":"IEEE Trans. on Computers"},{"issue":"No. 12","key":"CR4","doi-asserted-by":"crossref","first-page":"1143","DOI":"10.1016\/0898-1221(85)90102-6","volume":"11","author":"M.S. Abadir","year":"1985","unstructured":"M.S. Abadir and H.K. Reghbati, ?Functional Specification and Testing of Logic Circuits,?Comp. & Maths. with Appls., Vol. 11, No. 12, pp. 1143?1153, 1985.","journal-title":"Comp. & Maths. with Appls."},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"M.S. Abadir and H.K. Reghbati, ?Functional Test Generation for LSI Circuits Described by Binary Decision Diagrams,?Proc. Int. Test. Conf., pp. 483?492, 1985.","DOI":"10.1109\/DAC.1984.1585793"},{"key":"CR6","unstructured":"H.P. Chang, W.A. Rogers, and J.A. Abraham, ?Structured Functional Level Test Generation Using Binary Decision Diagrams,?Proc. Int. Test. Conf., pp. 97?104, 1986."},{"key":"CR7","doi-asserted-by":"crossref","unstructured":"S.A. Al-Arian and M. Nordenso, ?FUNTEST: A Functional Automatic Test Pattern Generator for Combinational Circuits,?Proc. Int. Test Conf., pp. 945?946, 1989.","DOI":"10.1109\/TEST.1989.82397"},{"key":"CR8","doi-asserted-by":"crossref","unstructured":"U.J. Dave' and J.H. Patel, ?A Functional-Level Test Generation Methodology Using Two-Level Representations?,Proc. Design Automation Conf., pp. 722?725, 1989.","DOI":"10.1145\/74382.74513"},{"issue":"No. 9","key":"CR9","doi-asserted-by":"crossref","first-page":"835","DOI":"10.1109\/TC.1973.5009174","volume":"22","author":"S.B. Akers","year":"1973","unstructured":"S.B. Akers, ?Universal Test Sets for Logic Networks,?IEEE Trans. on Computers, Vol. C-22, No. 9, pp. 835?839, 1973.","journal-title":"IEEE Trans. on Computers"},{"issue":"No. 11","key":"CR10","doi-asserted-by":"crossref","first-page":"1016","DOI":"10.1109\/T-C.1973.223638","volume":"22","author":"S.M. Reddy","year":"1973","unstructured":"S.M. Reddy, ?Complete Test Sets for Logic Functions,?IEEE Trans. on Computers, Vol. C-22, No. 11, pp. 1016?1020, 1973.","journal-title":"IEEE Trans. on Computers"},{"key":"CR11","doi-asserted-by":"crossref","first-page":"370","DOI":"10.1109\/43.265678","volume":"13","author":"B. Chen","year":"1994","unstructured":"B. Chen and C.L. Lee, ?A Complement-Based Fast Algorithm to Generate Universal Test Sets for Multi-Output Functions,?IEEE Trans. on Computer-Aided-Design, Vol. CAD-13, pp. 370?377, 1994.","journal-title":"IEEE Trans. on Computer-Aided-Design"},{"issue":"No. 2","key":"CR12","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","volume":"57","author":"R.L. Wadsack","year":"1978","unstructured":"R.L. Wadsack, ?Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits,?Bell Syst. Tech. J., Vol. 57, No. 2, pp. 1449?1474, 1978.","journal-title":"Bell Syst. Tech. J."},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"Y.M. El-Ziq, ?Automatic Test Generation for Stuck-Open Faults in CMOS VLSI,?Proc. Design Automation Conf., pp. 347?354, June 1981.","DOI":"10.1109\/DAC.1981.1585380"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"Y.M. El-Ziq and R.J. Cloutier, ?Functional-Level Test Generation for Stuck-Open Faults in CMOS VLSI,?Proc. Int. Test Conf., pp. 536?546, Oct. 1981.","DOI":"10.1109\/DAC.1981.1585380"},{"key":"CR15","unstructured":"R. Chandramouli, ?On Testing Stuck-Open Faults,?Proc. Int. Symp. Fault-Tolerant Comput., pp. 258?265, June 1983."},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"K.W. Chiang and Z.G. Vranesic, ?On Fault Detection in CMOS Logic Networks,?Proc. Design Automation Conf., pp. 50?56, June 1983.","DOI":"10.1109\/DAC.1983.1585625"},{"key":"CR17","doi-asserted-by":"crossref","unstructured":"S.K. Jain and V.D. Agrawal, ?Test Generation for MOS Circuits Using D-Algorithm,?Proc. Design Automation Conf., pp. 64?70, June 1983.","DOI":"10.1109\/DAC.1983.1585627"},{"key":"CR18","unstructured":"S.M. Reddy, M.K. Reddy, and J.G. Kuhl, ?On Testable Design for CMOS Logic Circuits,?Proc. Int. Test. Conf., pp. 435?445, Oct. 1983."},{"key":"CR19","unstructured":"S.M. Reddy, M.K. Reddy, and V.D. Agrawal, ?Robust Tests for Stuck-Open Faults in CMOS Combinational Logic Circuits,?Proc. Int. Symp. Fault-Tolerant Comput., pp. 44?49, June 1984."},{"key":"CR20","doi-asserted-by":"crossref","unstructured":"S.M. Reddy, V.D. Agrawal, and S.K. Jain, ?A Gate-Level Model for CMOS Combinational Logic Circuits with Application to Fault Detection,?Proc. Design Automation Conf., pp. 504?509, June 1984.","DOI":"10.1109\/DAC.1984.1585845"},{"key":"CR21","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/TCAD.1985.1270122","volume":"4","author":"N.K. Jha","year":"1985","unstructured":"N.K. Jha and J.A. Abraham, ?Design of Testable CMOS Logic Circuits Under Arbitrary Delays,?IEEE Trans. on Computer-Aided Design, Vol. CAD-4, pp. 264?269, 1985.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"issue":"No. 8","key":"CR22","doi-asserted-by":"crossref","first-page":"742","DOI":"10.1109\/TC.1986.1676825","volume":"35","author":"S.M. Reddy","year":"1986","unstructured":"S.M. Reddy and M.K. Reddy, ?Testable Realization for FET Stuck-Open Faults in CMOS Combinational Logic Circuits,?IEEE Trans. on Computers, Vol. C-35, No. 8, pp. 742?754, 1986.","journal-title":"IEEE Trans. on Computers"},{"issue":"No. 5","key":"CR23","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1109\/43.3197","volume":"7","author":"G. Gupta","year":"1988","unstructured":"G. Gupta and N.K. Jha, ?A Universal Test Set for CMOS circuits,?IEEE Trans. on Computer-Aided Design, Vol. CAD-7, No. 5, pp. 590?597, 1988.","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"CR24","doi-asserted-by":"crossref","unstructured":"R.K. Brayton, G.D. Hachtel, C.T. McMullen, and A.L. Sangiovanni-Vincentelli, ?Logic Minimization Algorithms for VLSI Synthesis,? Kluwer Academic Publishers, 1984.","DOI":"10.1007\/978-1-4613-2821-6"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00996439.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00996439\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00996439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,5]],"date-time":"2020-04-05T10:32:51Z","timestamp":1586082771000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00996439"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,6]]},"references-count":24,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,6]]}},"alternative-id":["BF00996439"],"URL":"https:\/\/doi.org\/10.1007\/bf00996439","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995,6]]}}}