{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T14:52:47Z","timestamp":1648824767262},"reference-count":5,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1995,6,1]],"date-time":"1995-06-01T00:00:00Z","timestamp":801964800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1995,6]]},"DOI":"10.1007\/bf00996441","type":"journal-article","created":{"date-parts":[[2005,1,18]],"date-time":"2005-01-18T18:37:56Z","timestamp":1106073476000},"page":"331-332","source":"Crossref","is-referenced-by-count":0,"title":["A parametric yield model"],"prefix":"10.1007","volume":"6","author":[{"given":"Kanji","family":"Hirabayashi","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"T.W. Williams, B. Underwood, and M.R. Mercer, ?The Interdependence Between Delay-Optimization of Synthesized Networks and Testing,?Proc. 28th ACM\/IEEE DAC, pp. 87?92. 1991.","DOI":"10.1145\/127601.127633"},{"key":"CR2","doi-asserted-by":"crossref","unstructured":"S.W. Director, ?Optimization of Parametric Yield,?Proc. IEEE International Workshop on Defect and Fault Tolerance on VLSI Systems, pp. 1?18, 1991.","DOI":"10.1109\/DFTVS.1991.199938"},{"key":"CR3","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1147\/rd.342.0325","volume":"34","author":"O. Bula","year":"1990","unstructured":"O. Bula, J. Moser, J. Trinko, M. Weissman, and F. Woytowich, ?Gross Delay Defect Evaluation for a CMOS Logic Design System Product,?IBM J. Res. Develop., Vol. 34, pp. 325?338, 1990.","journal-title":"IBM J. Res. Develop."},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"N.N. Tendolkar, ?Analysis of Timing Failures due to Random AC Defects in VLSI Modules,?Proc. 22nd ACM\/IEEE DAC, pp. 709?714, 1985.","DOI":"10.1109\/DAC.1985.1586020"},{"key":"CR5","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1109\/43.277629","volume":"13","author":"D. Brand","year":"1994","unstructured":"D. Brand and V.S. Iyengar, ?Identification of Redundant Delay Faults,?IEEE Trans. Computer-Aided Design, Vol. 13, pp. 553?565, 1994.","journal-title":"IEEE Trans. Computer-Aided Design"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00996441.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF00996441\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF00996441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,5]],"date-time":"2020-04-05T10:32:44Z","timestamp":1586082764000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF00996441"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,6]]},"references-count":5,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,6]]}},"alternative-id":["BF00996441"],"URL":"https:\/\/doi.org\/10.1007\/bf00996441","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995,6]]}}}