{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T04:38:13Z","timestamp":1648787893605},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1994,6,1]],"date-time":"1994-06-01T00:00:00Z","timestamp":770428800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[1994,6]]},"DOI":"10.1007\/bf01204660","type":"journal-article","created":{"date-parts":[[2005,2,18]],"date-time":"2005-02-18T18:12:57Z","timestamp":1108750377000},"page":"163-185","source":"Crossref","is-referenced-by-count":0,"title":["A Cache coherence protocol for MIN-based multiprocessors"],"prefix":"10.1007","volume":"8","author":[{"given":"Mazin S.","family":"Yousif","sequence":"first","affiliation":[]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[]},{"given":"Matthew J.","family":"Thazhuthaveetil","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Lim, B.-H., Kranz, D., and Kubiatowicz, J. 1990. APRIL: A processor architecture for multiprocessing. InConf. Proc.?The 17th Annual Internat. Symp. on Comp. Architecture (Seattle, May 28?31), pp. 104?114.","DOI":"10.1145\/325164.325119"},{"key":"CR2","volume-title":"Ph.D. thesis and tech. rept. 87-02-06","author":"J.K. Archibald","year":"1987","unstructured":"Archibald, J.K. 1987. The cache coherency problem in shared memory multiprocessors. Ph.D. thesis and tech. rept. 87-02-06, Dept. of Comp. Sci., Univ. of Wash., Seattle."},{"key":"CR3","unstructured":"BBN. 1989.Butterfly GP1000 Switch Tutorial. BBN Advanced Computers, Inc."},{"key":"CR4","unstructured":"Bhuyan, L.N., Liu, B., and Ahmed, I. 1989. Analysis of MIN based-multiprocessors with private cache memories. InConf. Proc. ? The 1989 Internat. Conf. on Parallel Processing (St. Charles, Ill., Aug. 14?18), Penn. State Univ. Press, vol. 1, pp. 51?58."},{"issue":"12","key":"CR5","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","volume":"C-27","author":"L.M. Censier","year":"1978","unstructured":"Censier, L.M., and Feautrier, P. 1978. A new solution to coherence problems in multicache systems.IEEE Trans. Comps., C-27, 12 (Dec.): 1112?1118.","journal-title":"IEEE Trans. Comps."},{"key":"CR6","unstructured":"Cheong, H., and Veidenbaum, A.V. 1988. A cache coherence scheme with fest selective invalidation. InConf. Proc.?The 15th Annual Internat. Symp. on Comp. Architecture (Honolulu, May 30?June 2), pp. 299?307."},{"issue":"11","key":"CR7","doi-asserted-by":"crossref","first-page":"1083","DOI":"10.1109\/TC.1982.1675925","volume":"C-31","author":"M. Dubois","year":"1982","unstructured":"Dubois, M., and Briggs, F.A. 1982. Effects of cache coherency in multiprocessors.IEEE Trans. Comps., C-31, 11 (Nov.): 1083?1099.","journal-title":"IEEE Trans. Comps."},{"key":"CR8","volume-title":"Ph.D. thesis and tech. rept. UCB\/CSD 89\/501","author":"S. Eggers","year":"1989","unstructured":"Eggers, S. 1989. Simulation analysis of data sharing in shared memory multiprocessors. Ph.D. thesis and tech. rept. UCB\/CSD 89\/501, Univ. of Calif., Berkeley."},{"key":"CR9","doi-asserted-by":"crossref","unstructured":"Goodman, J.R., and Woest, P.J. 1988. The Wisconsin multicube: A new large-scale cache-coherent multiprocessor. InConf. Proc.?The 15th Annual Internat. Symp. on Comp. Architecture (Honolulu, May 30?June 2), pp. 422?431.","DOI":"10.1109\/ISCA.1988.5253"},{"issue":"2","key":"CR10","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/40.124376","volume":"12","author":"D.B. Gustavson","year":"1992","unstructured":"Gustavson, D.B. 1992. The scalable coherent interface and related standard projects.IEEE Micro, 12, 2 (Feb.): 10?22.","journal-title":"IEEE Micro"},{"key":"CR11","unstructured":"Lazowska, E., Zahorjan, J., Graham, G.S., and Sevcik, K.C. 1984.Quantitative System Performance. Prentice-Hall, New York."},{"key":"CR12","unstructured":"Lenoski, D., Laudon,J., Gharachorloo, K., Gupta, A., and Hennessy, J. 1990. The directory-based cache coherence protocol for the DASH multiprocessor. InConf. Proc.?The 17th Annual Internat. Symp. on Comp. Architecture (Seattle, May 28?31), pp. 148?159."},{"key":"CR13","unstructured":"Min, S.L., and Baer, J.L. 1989. A timestamp-based cache coherence scheme. InConf. Proc. ? The 1989 Internat. Conf. on Parallel Processing (St. Charles Ill., Aug. 14?18), Penn. State Univ. Press, vol. 1, pp. 23?32."},{"key":"CR14","unstructured":"Mizrahi, H.E., Baer, J.L., Lazowska, E.D., and Zahorjan, J. 1989. Extending the memory hierarchy into multiprocessor interconnection networks: A performance analysis. InConf. Proc. ? The 1989 Internat. Conf. on Parallel Processing (St. Charles, Ill., Aug. 14?18), Penn. State Univ. Press, vol. 1, pp. 41?50."},{"issue":"3","key":"CR15","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"A.J. Smith","year":"1982","unstructured":"Smith, A.J. 1982. Cache memories.ACM Comp. Surveys, 14, 3 (Sept.): 473?530.","journal-title":"ACM Comp. Surveys"},{"key":"CR16","unstructured":"Smith, A.J. 1985. CPU cache consistency with software support and using one time identifiers. InConf. Proc. of the 1985 Pacific Comp. Commun. Symp. (Seoul, S. Korea, Oct. 22?24), pp. 153?161."},{"key":"CR17","unstructured":"Stenstr\u00f6m, P. 1989. A cache consistency protocol for multiprocessors with multistage networks. InConf. Proc. ? The 16th Annual Internat. Symp. on Comp. Architecture (Jerusalem, Israel, May 28?June 1), pp. 407?415."},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"Tang, C.K. 1976. Cache system design in the tightly coupled multiprocessor system. InConf. Proc. ? The 1976 AFIPS Nat. Comp. Conf., pp. 749?753.","DOI":"10.1145\/1499799.1499901"},{"key":"CR19","volume-title":"Probability & Statistics with Reliability, Queuing, and Computer Science Applications","author":"K.S. Trivedi","year":"1982","unstructured":"Trivedi, K.S. 1982.Probability & Statistics with Reliability, Queuing, and Computer Science Applications. Prentice-Hall, New York."},{"key":"CR20","unstructured":"Yen, W.C., and Fu, K.S. 1982. Analysis of multiprocessor cache organizations with alternative main memory update policies. InConf. Proc. of the 9th Annual Internat. Symp. on Comp. Architecture (Austin, Tex., Apr. 26?29), pp. 89?100."},{"key":"CR21","volume-title":"Ph.D. thesis","author":"M.S. Yousif","year":"1991","unstructured":"Yousif, M.S. 1991. Effective use of caches in MIN-based multiprocessors. Ph.D. thesis, Dept. of Electrical and Comp. Engineering, Penn. State Univ., University Park, Penn."}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01204660.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01204660\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01204660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T17:06:00Z","timestamp":1556730360000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01204660"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,6]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1994,6]]}},"alternative-id":["BF01204660"],"URL":"https:\/\/doi.org\/10.1007\/bf01204660","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[1994,6]]}}}