{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T22:55:14Z","timestamp":1776984914985,"version":"3.51.4"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1993,5,1]],"date-time":"1993-05-01T00:00:00Z","timestamp":736214400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[1993,5]]},"DOI":"10.1007\/bf01205185","type":"journal-article","created":{"date-parts":[[2005,2,18]],"date-time":"2005-02-18T11:03:38Z","timestamp":1108724618000},"page":"229-248","source":"Crossref","is-referenced-by-count":423,"title":["The superblock: An effective technique for VLIW and superscalar compilation"],"prefix":"10.1007","volume":"7","author":[{"given":"Wen -Mei W.","family":"Hwu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott A.","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William Y.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pohua P.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nancy J.","family":"Warter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roger A.","family":"Bringmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roland G.","family":"Ouellette","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard E.","family":"Hank","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tokuzo","family":"Kiyohara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Grant E.","family":"Haab","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John G.","family":"Holm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel M.","family":"Lavery","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"A. Aho","year":"1986","unstructured":"Aho, A., Sethi, R., and Ullman, J. 1986.Compilers: Principles, Techniques, and Tools. Addison-Wesley, Reading, Mass."},{"key":"CR2","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/32.6136","volume":"14","author":"A. Aiken","year":"1988","unstructured":"Aiken, A., and Nicolau, A. 1988. A development environment for horizontal microcode.IEEE Trans. Software Engineering, 14 (May): 584?594.","journal-title":"IEEE Trans. Software Engineering"},{"key":"CR3","first-page":"241","volume":"June","author":"D. Bernstein","year":"1991","unstructured":"Bernstein, D., and Rodeh, M. 1991. Global instruction scheduling for superscalar machines. InProc., ACM SIGPLAN 1991 Conf. on Programming Language Design and Implementation (June), pp. 241?255.","journal-title":"Proc., ACM SIGPLAN 1991 Conf. on Programming Language Design and Implementation"},{"key":"CR4","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1145\/872726.806984","volume":"June","author":"G.J. Chaitin","year":"1982","unstructured":"Chaitin, G.J. 1982. Register allocation and spilling via graph coloring. InProc., ACM SIGPLAN 82 Symp. on Compiler Construction (June), pp. 98?105.","journal-title":"Proc., ACM SIGPLAN 82 Symp. on Compiler Construction"},{"key":"CR5","first-page":"188","volume":"Nov.","author":"P.P. Chang","year":"1988","unstructured":"Chang, P.P., and Hwu, W.W. 1988. Trace selection for compiling large C application programs to microcode. InProc., 21st Internat. Workshop on Microprogramming and Microarchitecture (Nov.), pp. 188?198.","journal-title":"Proc., 21st Internat. Workshop on Microprogramming and Microarchitecture"},{"issue":"12","key":"CR6","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1002\/spe.4380211204","volume":"21","author":"P.P. Chang","year":"1991","unstructured":"Chang, P.P., Mahlke, S.A., and Hwu, W.W. 1991. Using profile information to assist classic code optimizations.Software Practice and Experience, 21, 12 (Dec): 1301?1321.","journal-title":"Software Practice and Experience"},{"key":"CR7","doi-asserted-by":"crossref","first-page":"266","DOI":"10.1145\/115953.115979","volume":"May","author":"P.P. Chang","year":"1991","unstructured":"Chang, P.P., Mahlke, S.A., Chen, W.Y., Waiter, N.J., and Hwu, W.W. 1991. IMPACT: An architectural framework for multiple-instruction-issue processors. InProc., 18th Internat. Symp. on Comp. Architecture (May), pp. 266?275.","journal-title":"Proc., 18th Internat. Symp. on Comp. Architecture"},{"key":"CR8","volume-title":"Tech. Rept. CRHC-91-17","author":"W.Y. Chen","year":"1991","unstructured":"Chen, W.Y., Chang, P.P., Conte, T.M., and Hwu, W.W. 1991. The effect of code expanding optimizations on instruction cache design. Tech. Rept. CRHC-91-17, Center for Reliable and High-Performance Computing, Univ. of Ill., Urbana, Ill."},{"key":"CR9","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1145\/88616.88621","volume":"12","author":"F.C. Chow","year":"1990","unstructured":"Chow, F.C., and Hennessy, J.L. 1990. The priority-based coloring approach to register allocation.ACM Trans. Programming Languages and Systems, 12 (Oct.): 501?536.","journal-title":"ACM Trans. Programming Languages and Systems"},{"key":"CR10","first-page":"180","volume":"Apr.","author":"R.P. Colwell","year":"1987","unstructured":"Colwell, R.P., Nix, R.P., O'Donnell, J.J., Papworth, D.B., and Rodman, P.K. 1987. A VLIW architecture for a trace scheduling compiler. InProc., 2nd Internat. Conf. on Architectural Support for Programming Languages and Operating Systems (Apr.), pp. 180?192.","journal-title":"Proc., 2nd Internat. Conf. on Architectural Support for Programming Languages and Operating Systems"},{"key":"CR11","volume-title":"Bulldog: A Compiler for VLIW Architectures","author":"J. Ellis","year":"1986","unstructured":"Ellis, J. 1986.Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, Mass."},{"issue":"7","key":"CR12","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C-30","author":"J.A. Fisher","year":"1981","unstructured":"Fisher, J.A. 1981. Trace scheduling: A technique for global microcode compaction.IEEE Trans. Comps., C-30, 7 (July): 478?490.","journal-title":"IEEE Trans. Comps."},{"key":"CR13","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/32.54294","volume":"16","author":"R. Gupta","year":"1990","unstructured":"Gupta, R., and Soffa, M.L. 1990. Region scheduling: An approach for detecting and redistributing parallelism.IEEE Trans. Software Engineering, 16 (Apr.): 421?431.","journal-title":"IEEE Trans. Software Engineering"},{"key":"CR14","first-page":"216","volume":"May","author":"R.W. Horst","year":"1990","unstructured":"Horst, R.W., Harris, R.L., and Jardine, R.L. 1990. Multiple instruction issue in the NonStop Cyclone processor. InProc., 17th Internat. Symp. on Computer Architecture (May), pp. 216?226.","journal-title":"Proc., 17th Internat. Symp. on Computer Architecture"},{"key":"CR15","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1145\/74926.74953","volume":"May","author":"W.W. Hwu","year":"1989","unstructured":"Hwu, W.W., and Chang, P.P. 1989a. Achieving high instruction cache performance with an optimizing compiler. InProc., 16th Internat. Symp. on Comp. Architecture (May), pp. 242?251.","journal-title":"Proc., 16th Internat. Symp. on Comp. Architecture"},{"key":"CR16","first-page":"246","volume":"June","author":"W.W. Hwu","year":"1989","unstructured":"Hwu, W.W., and Chang, P.P. 1989b. Inline function expansion for compiling realistic C programs. InProc., ACM SIGPLAN 1989 Conf. on Programming Language Design and Implementation (June), pp. 246?257.","journal-title":"Proc., ACM SIGPLAN 1989 Conf. on Programming Language Design and Implementation"},{"issue":"12","key":"CR17","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/12.214662","volume":"41","author":"W.W. Hwu","year":"1992","unstructured":"Hwu, W.W., and Chang, P.P. 1992. Efficient instruction sequencing with inline target insertion.IEEE Trans. Comps., 41, 12 (Dec.):1537?1551.","journal-title":"IEEE Trans. Comps."},{"key":"CR18","volume-title":"i860 64-Bit Microprocessor Programmer's Reference Manual","author":"Intel.","year":"1989","unstructured":"Intel. 1989.i860 64-Bit Microprocessor Programmer's Reference Manual. Intel Corp., Santa Clara, Calif."},{"key":"CR19","first-page":"272","volume":"Apr.","author":"N.P. Jouppi","year":"1989","unstructured":"Jouppi, N.P., and Wall, D.W. 1989. Available instruction-level parallelism for superscalar and superpipelined machines. InProc., 3rd Internat. Conf. on Architectural Support for Programming Languages and Operating Systems (Apr.), pp. 272?282.","journal-title":"Proc., 3rd Internat. Conf. on Architectural Support for Programming Languages and Operating Systems"},{"key":"CR20","volume-title":"MIPS R2000 RISC Architecture","author":"G. Kane","year":"1987","unstructured":"Kane, G. 1987.MIPS R2000 RISC Architecture. Prentice-Hall, Englewood Cliffs, N.J."},{"key":"CR21","volume-title":"The Structure of Computers and Computations","author":"D.J. Kuck","year":"1978","unstructured":"Kuck, D.J. 1978.The Structure of Computers and Computations. John Wiley, New York."},{"key":"CR22","first-page":"207","volume":"Jan.","author":"D.J. Kuck","year":"1981","unstructured":"Kuck, D.J., Kuhn, R.H., Padua, D.A., Leasure, B., and Wolfe, M. 1981. Dependence graphs and compiler optimizations. InProc., 8th ACM Symp. on Principles of Programming Languages (Jan.), pp. 207?218.","journal-title":"Proc., 8th ACM Symp. on Principles of Programming Languages"},{"key":"CR23","doi-asserted-by":"crossref","unstructured":"Mahlke, S.A., Chen, W.Y., Hwu, W.W., Rau, B.R., and Schlansker, M.S.S. 1992. Sentinel scheduling for VLIW and superscalar processors. InProc., 5th Internat. Conf. on Architectural Support for Programming Languages and Operating Systems (Boston, Oct.), pp. 238?247.","DOI":"10.1145\/143365.143529"},{"key":"CR24","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1145\/75362.75401","volume":"Sept.","author":"T. Nakatani","year":"1989","unstructured":"Nakatani, T., and Ebcioglu, K. 1989. Combining as a compilation technique for VLIW architectures. InProc., 22nd Internat. Workshop on Microprogramming and Microarchitecture (Sept.), pp. 43?55.","journal-title":"Proc., 22nd Internat. Workshop on Microprogramming and Microarchitecture"},{"issue":"1","key":"CR25","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.19820","volume":"22","author":"B.R. Rau","year":"1989","unstructured":"Rau, B.R., Yen, D.W.L., Yen, W., and Towle, R. A. 1989. The Cydra 5 departmental supercomputer.IEEE Comp., 22, 1 (Jan.): 12?34.","journal-title":"IEEE Comp."},{"key":"CR26","first-page":"2","volume":"Nov.","author":"M.A. Schuette","year":"1991","unstructured":"Schuette, M.A., and Shen, J.P. 1991. An instruction-level performance analysis of the Multiflow TRACE 14\/300. InProc., 24th Internat. Workshop on Microprogramming and Microarchitecture (Nov.), pp. 2?11.","journal-title":"Proc., 24th Internat. Workshop on Microprogramming and Microarchitecture"},{"key":"CR27","first-page":"290","volume":"Apr.","author":"M.D. Smith","year":"1989","unstructured":"Smith, M.D., Johnson, M., and Horowitz, M.A. 1989. Limits on multiple instruction issue. InProc., 3rd Internat. Conf. on Architectural Support for Programming Languages and Operating Systems (Apr.), pp. 290?302.","journal-title":"Proc., 3rd Internat. Conf. on Architectural Support for Programming Languages and Operating Systems"},{"issue":"1","key":"CR28","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1147\/rd.341.0085","volume":"34","author":"H.S. Warren Jr.","year":"1990","unstructured":"Warren, H.S., Jr. 1990. Instruction scheduling for the IBM RISC System\/6000 processor.IBM J. Res. and Dev., 34, 1 (Jan.): 85?92.","journal-title":"IBM J. Res. and Dev."}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01205185.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01205185\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01205185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T13:06:08Z","timestamp":1556715968000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01205185"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,5]]},"references-count":28,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1993,5]]}},"alternative-id":["BF01205185"],"URL":"https:\/\/doi.org\/10.1007\/bf01205185","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[1993,5]]}}}