{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:28:58Z","timestamp":1761323338381},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1995,9,1]],"date-time":"1995-09-01T00:00:00Z","timestamp":809913600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[1995,9]]},"DOI":"10.1007\/bf01212870","type":"journal-article","created":{"date-parts":[[2005,2,25]],"date-time":"2005-02-25T16:29:27Z","timestamp":1109348967000},"page":"231-252","source":"Crossref","is-referenced-by-count":25,"title":["Spyder: A SURE (SUperscalar and REconfigurable) processor"],"prefix":"10.1007","volume":"9","author":[{"given":"Christian","family":"Iseli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Sanchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","volume-title":"FPGA Data Book and Design Guide","author":"Actel.","year":"1994","unstructured":"Actel. 1994.FPGA Data Book and Design Guide. Actel Corp., Sunnyvale, Calif."},{"key":"CR2","volume-title":"Data Book","author":"Altera.","year":"1993","unstructured":"Altera. 1993.Data Book. Altera Corp., San Jose, Calif."},{"key":"CR3","unstructured":"Arnold, J.M., Buell, D.A., and Davis, E.G. 1992. Splash 2. InProc., 4th Annual ACM Symp. on Parallel Algorithms and Architectures, pp. 316?322."},{"issue":"3","key":"CR4","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/2.204677","volume":"26","author":"P. Athanas","year":"1993","unstructured":"Athanas, P., and Silverman, H. 1993. Processor reconfiguration through instruction-set metamorphosis: Architecture and compiler.IEEE Comp., 26, 3: 11?18.","journal-title":"IEEE Comp."},{"key":"CR5","volume-title":"Winning Ways, vol. 2","author":"E.R. Berlekamp","year":"1982","unstructured":"Berlekamp, E.R., Conway, J.H., and Guy, R.K. 1982.Winning Ways, vol. 2. Academic Press, London."},{"key":"CR6","unstructured":"Bertin, P., Roncin, D., and Vuillemin, J. 1989. Introduction to programmable active memories. Tech. Rept. 3, DEC Paris Research Laboratory."},{"key":"CR7","volume-title":"Graphics Gems IV","author":"J.M. Cychosz","year":"1994","unstructured":"Cychosz, J.M. 1994. Efficient binary image thinning using neighborhood maps. InGraphics Gems IV (P. Heckbert, ed.), Academic Press, London."},{"key":"CR8","volume-title":"Computer Architecture: A Designer's Text Based on a Generic RISC","author":"J.M. Feldman","year":"1994","unstructured":"Feldman, J.M., and Retter, C.T. 1994.Computer Architecture: A Designer's Text Based on a Generic RISC. McGrawHill, New York."},{"issue":"3","key":"CR9","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1145\/62065.62074","volume":"32","author":"Z. Guo","year":"1989","unstructured":"Guo, Z., and Hall, R.W. 1989. Parallel thinning with two-subiteration algorithms.CACM, 32, 3: 359?373.","journal-title":"CACM"},{"key":"CR10","volume-title":"Microprogramming and Firmware Engineering Methods","year":"1988","unstructured":"Habib, S., ed. 1988.Microprogramming and Firmware Engineering Methods. Van Nostrand, New York."},{"key":"CR11","volume-title":"Specialized Memories and Modules","author":"IDT.","year":"1992","unstructured":"IDT. 1992.Specialized Memories and Modules. Integrated Device Technology, Santa Clara, Calif."},{"key":"CR12","unstructured":"Motorola. 1985.VMEbus Specification Manual, Revision C. Motorola."},{"key":"CR13","volume-title":"Computer Organization & Design, The Hardware\/Software Interface","author":"D.A. Patterson","year":"1994","unstructured":"Patterson, D.A., and Hennessy, J.L. 1994.Computer Organization & Design, The Hardware\/Software Interface. Morgan Kaufmann, San Mateo, Calif."},{"issue":"7","key":"CR14","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/2.30729","volume":"22","author":"K. Preston Jr.","year":"1989","unstructured":"Preston, K., Jr. 1989. The Abingdon Cross benchmark survey.IEEE Comp., 22, 7: 9?18.","journal-title":"IEEE Comp."},{"key":"CR15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4899-0393-8","volume-title":"Modem Cellular Automata","author":"K. Preston Jr.","year":"1984","unstructured":"Preston, K., Jr., and Duff, M.J.B. 1984.Modem Cellular Automata. Plenum Press, New York."},{"key":"CR16","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1007\/978-1-4615-3200-2_3","volume-title":"Instruction Level Parallelism","author":"B.R. Rau","year":"1993","unstructured":"Rau, B.R., and Fisher, J.A. 1993. Instruction-level parallelism: History, overview, and perspectives. InInstruction Level Parallelism (B.R. Rau and J.A. Fisher, eds.), Kluwer Academic, Boston, pp. 9?50."},{"key":"CR17","volume-title":"The SPARC Architecture Manual","author":"Sun Microsystems","year":"1987","unstructured":"Sun Microsystems. 1987.The SPARC Architecture Manual. Sun Microsystems, Mountain View, Calif."},{"key":"CR18","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1763.001.0001","volume-title":"Cellular Automata Machines","author":"T. Toffoli","year":"1987","unstructured":"Toffoli, T., and Margolus, N. 1987.Cellular Automata Machines. The MIT Press, Cambridge, Mass."},{"key":"CR19","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2742-8","volume-title":"Field-Programmable Gate Array Technology","author":"S.M. Trimberger","year":"1994","unstructured":"Trimberger, S.M. 1994.Field-Programmable Gate Array Technology. Kluwer Academic, Boston."},{"key":"CR20","volume-title":"The XACT4000 Design Implementation Reference Guide","author":"Xilinx","year":"1991","unstructured":"Xilinx. 1991.The XACT4000 Design Implementation Reference Guide. Xilinx, San Jose, Calif."},{"key":"CR21","volume-title":"The Programmable Logic Data Book","author":"Xilinx","year":"1993","unstructured":"Xilinx. 1993.The Programmable Logic Data Book. Xilinx, San Jose, Calif."}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01212870.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01212870\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01212870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,5]],"date-time":"2020-04-05T23:22:40Z","timestamp":1586128960000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01212870"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,9]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,9]]}},"alternative-id":["BF01212870"],"URL":"https:\/\/doi.org\/10.1007\/bf01212870","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995,9]]}}}