{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T23:40:03Z","timestamp":1734997203200,"version":"3.32.0"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[1996,3,1]],"date-time":"1996-03-01T00:00:00Z","timestamp":825638400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Form. Asp. Comput."],"published-print":{"date-parts":[[1996,3]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>We show how to retarget a compiler for occam-like programs from generating two-phase delay-insensitive circuits to generating four-phase speed independent circuits. The specifications of the two-phase circuit elements for our compiler are used to produce a set of equivalent specifications for four-phase circuit elements using a set of protocol converters. Automatic tools have been used in checking that our four-phase implementations satisfy their specifications.<\/jats:p>","DOI":"10.1007\/bf01214557","type":"journal-article","created":{"date-parts":[[2005,2,25]],"date-time":"2005-02-25T15:24:32Z","timestamp":1109345072000},"page":"209-237","source":"Crossref","is-referenced-by-count":4,"title":["Retargeting a hardware compiler using protocol converters"],"prefix":"10.1145","volume":"8","author":[{"given":"Geoffrey","family":"Brown","sequence":"first","affiliation":[{"name":"School of Electrical Engineering, Cornell University, 14853, Ithaca, New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Department of Computing, Imperial College of Science, Technology and Medicine, London, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"O'Leary","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Cornell University, 14853, Ithaca, New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","reference":[{"key":"e_1_2_1_2_1_2","doi-asserted-by":"crossref","unstructured":"Burns S. M. and Martin A. J.: Synthesis of self-timed circuits by program transformation. In Advanced Research in VLSI: Proceedings of the 5th MIT Conference pages 35\u201350 1988.","DOI":"10.7551\/mitpress\/1102.003.0005"},{"key":"e_1_2_1_2_2_2","doi-asserted-by":"crossref","unstructured":"Brown G. M.: Towards truly delay-insensitive circuit realizations of process algebras. In Geraint Jones and Mary Sheeran editors Designing Correct Circuits pages 120\u2013131. Springer-Verlag 1991.","DOI":"10.1007\/978-1-4471-3544-9_7"},{"key":"e_1_2_1_2_3_2","unstructured":"Brunvand E. and Sproull R. F.: Translating concurrent communicating programs into delay-insensitive circuits. Technical Report CMU-CS-89-126 Carnegie-Mellon University 1989."},{"key":"e_1_2_1_2_4_2","doi-asserted-by":"crossref","unstructured":"Burns S. M.: Automated compilation of concurrent programs into self-timed circuits. Master's thesis California Institute of Technology December 1987.","DOI":"10.21236\/ADA447033"},{"key":"e_1_2_1_2_5_2","doi-asserted-by":"crossref","unstructured":"Dill D. L.: Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits . MIT Press 1989.","DOI":"10.7551\/mitpress\/6874.001.0001"},{"key":"e_1_2_1_2_6_2","unstructured":"Ebergen J. C: Translating Programs into Delay-Insensitive Circuits. PhD thesis Eindhoven University of Technology 1987."},{"key":"e_1_2_1_2_7_2","unstructured":"Formal Systems (Europe) Limited. FDR user manual and tutorial 1993."},{"key":"e_1_2_1_2_8_2","doi-asserted-by":"crossref","unstructured":"Furber S.: The return of asynchronous logic. IEE Review pages 159\u2013162 July 1993.","DOI":"10.1049\/ir:19930076"},{"key":"e_1_2_1_2_9_2","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(92)90081-4"},{"key":"e_1_2_1_2_10_2","unstructured":"Hoare C. A. R.: Communicating Sequential Processes. Prentice-Hall International 1985."},{"key":"e_1_2_1_2_11_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01178564"},{"key":"e_1_2_1_2_12_2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1016\/0020-0190(85)90078-X","article-title":"The probe: an addition to communication primitives","volume":"20","author":"Martin A. J.","year":"1985","journal-title":"Information Processing Letters"},{"key":"e_1_2_1_2_13_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"key":"e_1_2_1_2_14_2","doi-asserted-by":"crossref","unstructured":"Martin A. J.: A synthesis method for self-timed VLSI circuits. In International Conference on Computer Design pages 224\u2013229 1987.","DOI":"10.21236\/ADA444293"},{"key":"e_1_2_1_2_15_2","doi-asserted-by":"crossref","unstructured":"Niessen C. van Berkel C. H. Rem M. and Saeijs R. W. J. J.: VLSI programming and silicon compilation; a novel approach from Philips Research. In International Conference on Computer Design pages 150\u2013151. IEEE October 1988.","DOI":"10.1109\/ICCD.1988.25680"},{"key":"e_1_2_1_2_16_2","first-page":"271","volume-title":"FPGAs","author":"Page I.","year":"1991"},{"key":"e_1_2_1_2_17_2","unstructured":"Seitz C. L.: System timing. In Carver Mead and Lynn Conway Introduction to VLSI Systems pages 218\u2013262. Addison-Wesley 1980."},{"key":"e_1_2_1_2_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"e_1_2_1_2_19_2","first-page":"237","volume-title":"Provably correct synthesis of asynchronous circuits","author":"Smith S. F.","year":"1992"},{"key":"e_1_2_1_2_20_2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660032"},{"key":"e_1_2_1_2_21_2","doi-asserted-by":"crossref","unstructured":"van Berkel K.: Handshake Circuits: An Asynchronous Architecture for VLSI Programming. Number 5 in Cambridge International Series on Parallel Computation. Cambridge University Press 1993.","DOI":"10.1017\/CBO9780511585777"},{"key":"e_1_2_1_2_22_2","unstructured":"van Berkel K.: VLSI programming of a modulo- N counter with constant response time and constant power. In S. Furber and M Edwards editors Asynchronous Design Methodologies IFIP Transactions A-28 pages 1\u201312. Elsevier North-Holland 1993."},{"key":"e_1_2_1_2_23_2","unstructured":"Weber S. Bloom B. and Brown G. M.: Compiling Joy into silicon. In Advanced Research in VLSI and Parallel Systems: Proceedings of the 1992 Brown\/MIT Conference pages 79\u201398. MIT Press 1992."}],"container-title":["Formal Aspects of Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01214557.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01214557\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1007\/BF01214557","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,23]],"date-time":"2024-12-23T22:58:57Z","timestamp":1734994737000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1007\/BF01214557"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,3]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1996,3]]}},"alternative-id":["10.1007\/BF01214557"],"URL":"https:\/\/doi.org\/10.1007\/bf01214557","relation":{},"ISSN":["0934-5043","1433-299X"],"issn-type":[{"type":"print","value":"0934-5043"},{"type":"electronic","value":"1433-299X"}],"subject":[],"published":{"date-parts":[[1996,3]]}}}