{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T03:40:10Z","timestamp":1735530010460,"version":"3.32.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1993,2,1]],"date-time":"1993-02-01T00:00:00Z","timestamp":728524800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Form Method Syst Des"],"published-print":{"date-parts":[[1993,2]]},"DOI":"10.1007\/bf01383945","type":"journal-article","created":{"date-parts":[[2005,4,2]],"date-time":"2005-04-02T02:05:31Z","timestamp":1112407531000},"page":"93-112","source":"Crossref","is-referenced-by-count":1,"title":["Gate-delay-fault testability properties of multiplexor-based networks"],"prefix":"10.1007","volume":"2","author":[{"given":"Pranav","family":"Ashar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kurt","family":"Keutzer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"CR1","doi-asserted-by":"crossref","unstructured":"G.D. Hachtel, R.M. Jacoby, K. Keutzer, and C.R. Morrison. On the relationship between area optimization and multifault testability of multilevel logic.International Conference on Computer-Aided Design, Santa Clara, CA, November 1989, pp. 422?425.","DOI":"10.1109\/ICCAD.1989.76983"},{"key":"CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1525-4","volume-title":"Testing and Reliable Design of CMOS Circuits","author":"N.K. Jha","year":"1990","unstructured":"N.K. Jha and S. Kundu.Testing and Reliable Design of CMOS Circuits. Kluwer Academic Publishers, Boston, 1990."},{"key":"CR3","doi-asserted-by":"crossref","unstructured":"S. Devadas and K. Keutzer. Synthesis and optimization procedures for robustly delay-fault testable logic circuits.Proceedings of the 27 th Design Automation Conference, Orlando, FL, June 1990, pp. 221?227.","DOI":"10.1145\/123186.123262"},{"key":"CR4","doi-asserted-by":"crossref","unstructured":"S. Devadas, H-K. T. Ma, A.R. Newton, and A. Sangiovanni-Vincentelli. A Synthesis and Optimization Procedure for Fully and Easily Testable Sequential Machines. InIEEE Transactions on Computer-Aided Design, 8(10): 1100?1107 (October 1989).","DOI":"10.1109\/43.39071"},{"key":"CR5","doi-asserted-by":"crossref","unstructured":"K-T. Cheng, S. Devadas, and K. Keutzer. Robust delay-fault test generation and synthesis for testability under a standard scan design methodology.Proceedings of the 28 th Design Automation Conference, San Francisco, CA, June 1991, pp. 403?410.","DOI":"10.1145\/127601.127632"},{"key":"CR6","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1002\/j.1538-7305.1959.tb01585.x","volume":"38","author":"C.Y. Lee","year":"1959","unstructured":"C.Y. Lee. Representation of switching circuits by Binary Decision Programs.Bell System Technical Journal, 38: 985?999 (July 1959).","journal-title":"Bell System Technical Journal"},{"key":"CR7","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1109\/TC.1978.1675141","volume":"27","author":"S.B. Akers","year":"1978","unstructured":"S.B. Akers. Binary Decision Diagrams.IEEE Transactions on Computers, C-27: 509?516 (June 1978).","journal-title":"IEEE Transactions on Computers"},{"key":"CR8","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"35","author":"R. Bryant","year":"1986","unstructured":"R. Bryant. Graph-based algorithms for Boolean function manipulation.IEEE Transactions on Computers, C-35: 677?691 (August 1986).","journal-title":"IEEE Transactions on Computers"},{"key":"CR9","unstructured":"P. Ashar, S. Devadas, and K. Keutzer. Testability properties of multilevel logic networks derived from Binary Decision Diagrams. InProceedings of the Santa Cruz Conference on Advanced Research in VLSI, March 1991, pp. 35?54."},{"key":"CR10","doi-asserted-by":"crossref","unstructured":"S. Chakravarty. A testable relization of CMOS combinational circuits.Proceedings of the International Test Conference, Washington, D.C., September 1989, pp. 509?518.","DOI":"10.1109\/TEST.1989.82334"},{"key":"CR11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-95424-5","volume-title":"Diagnosis and Reliable Design of Digital Systems","author":"M.A. Breuer","year":"1976","unstructured":"M.A. Breuer and A.D. Friedman.Diagnosis and Reliable Design of Digital Systems. Computer Science Press, Los Alamitos, 1976."},{"key":"CR12","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4317.001.0001","volume-title":"Logic Testing and Design for Testability","author":"H. Fujiwara","year":"1985","unstructured":"H. Fujiwara.Logic Testing and Design for Testability. MIT Press, Cambridge MA, 1985."},{"key":"CR13","doi-asserted-by":"crossref","unstructured":"S. Kundu, S.M. Reddy, and N.K. Jha. On the design of robust multiple fault testable CMOS combinational logic circuits. InProceedings of the International Conference on Computer-Aided Design, Santa Clara, CA, November 1988, pp. 240?243.","DOI":"10.1109\/ICCAD.1988.122502"},{"key":"CR14","doi-asserted-by":"crossref","unstructured":"J. Burch. Using BDDs to verify multipliers.Proceedings of 1991 International Workshop on Formal Methods in VLSI Design, Miami, FL, January 1991.","DOI":"10.1145\/127601.127703"},{"key":"CR15","doi-asserted-by":"crossref","unstructured":"S. Malik, A.R. Wang, R. Brayton, and A. Sangiovanni-Vincentelli. Logic verification using Binary Decision Diagrams in a logic synthesis environment. InProceedings of the Int'l Conference on Computer-Aided Design, Santa Clara, CA, November 1988, pp. 6?9.","DOI":"10.1109\/ICCAD.1988.122451"},{"key":"CR16","doi-asserted-by":"crossref","unstructured":"S. Devadas and K. Keutzer. Design of integrated circuits fully testable for delay faults and multifaults.Proceedings of the International Test Conference, Washington, D.C., October 1990, pp. 284?293.","DOI":"10.1109\/TEST.1990.114034"},{"volume-title":"Oct Tools Distribution 5.0","year":"1991","key":"CR17","unstructured":"A. Casotto (ed.).Oct Tools Distribution 5.0. Electronics Research Laboratory, University of California, Berkeley, March 1991."},{"key":"CR18","doi-asserted-by":"crossref","unstructured":"R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang. MIS: a multiple-level logic optimization system. InIEEE Transactions on Computer-Aided Design, 6(11): 1061?1081 (November 1987).","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"CR19","doi-asserted-by":"crossref","unstructured":"K-T. Cheng, A. Saldanha, R.K. Brayton, and A. Sangiovanni-Vincentelli. Timing optimization and testability considerations. InInt'l Conference on Computer-Aided Design, Santa Clara, CA, November 1990, pp. 460?463.","DOI":"10.1109\/ICCAD.1990.129953"},{"issue":"3","key":"CR20","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1109\/43.124416","volume":"11","author":"S. Devadas","year":"1992","unstructured":"S. Devadas and K. Keutzer. Synthesis of robust delay-fault testable circuits: practice.IEEE Transactions on Computer-Aided Design, March 1992, 11(3): pp 277?300.","journal-title":"IEEE Transactions on Computer-Aided Design"}],"container-title":["Formal Methods in System Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01383945.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01383945\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01383945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T02:34:07Z","timestamp":1735526047000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01383945"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,2]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,2]]}},"alternative-id":["BF01383945"],"URL":"https:\/\/doi.org\/10.1007\/bf01383945","relation":{},"ISSN":["0925-9856","1572-8102"],"issn-type":[{"type":"print","value":"0925-9856"},{"type":"electronic","value":"1572-8102"}],"subject":[],"published":{"date-parts":[[1993,2]]}}}