{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:10:08Z","timestamp":1735690208553,"version":"3.32.0"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[1993,4,1]],"date-time":"1993-04-01T00:00:00Z","timestamp":733622400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1993,4]]},"DOI":"10.1007\/bf01581296","type":"journal-article","created":{"date-parts":[[2005,4,28]],"date-time":"2005-04-28T12:14:45Z","timestamp":1114690485000},"page":"201-220","source":"Crossref","is-referenced-by-count":5,"title":["Architectural strategies for high-throughput applications"],"prefix":"10.1007","volume":"5","author":[{"given":"J.","family":"van Meerbergen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Lippens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Mcsweeney","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Verhaegh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"van der Werf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"van Zanten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1993,4,1]]},"reference":[{"key":"BF01581296_CR1","doi-asserted-by":"crossref","unstructured":"P. Marwedel, \u201cA new synthesis algorithm for the MIMOLA software system,\u201d Proceedings of the 23rd Design Automation Conference, 1986, pp. 271\u2013277.","DOI":"10.1109\/DAC.1986.1586100"},{"key":"BF01581296_CR2","doi-asserted-by":"crossref","unstructured":"P.G. Paulin, IP. Knight and E.F. Girczyc, \u201cHAL: A multi-paradigm approach to automatic datapath synthesis,\u201dProceedings of the 23rd Design Automation Conference, 1986, pp. 263\u2013270.","DOI":"10.1145\/318013.318055"},{"key":"BF01581296_CR3","doi-asserted-by":"crossref","unstructured":"A.C. Parker, 1 Pizarro and M. Mlinar, \u201cMAHA: A program for datapath synthesis,\u201dProceedings of the 23rd Design Automation Conference, 1986, pp. 461\u2013466.","DOI":"10.1109\/DAC.1986.1586129"},{"key":"BF01581296_CR4","doi-asserted-by":"crossref","unstructured":"F.D. Brewer and D.D. Gajski, \u201cKnowledge based control in micro-architecture design,\u201dProceedings of the 24th Design Automation Conference, 1987, pp. 203\u2013209.","DOI":"10.1145\/37888.37919"},{"key":"BF01581296_CR5","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/TCAD.1987.1270270","volume":"CAD-6","author":"H. Trickey","year":"1987","unstructured":"H. Trickey, \u201cFlamel: A high-level hardware compiler,\u201dIEEE Transactions on CAD, vol. CAD-6, 1987, pp 259\u2013269.","journal-title":"IEEE Transactions on CAD"},{"key":"BF01581296_CR6","first-page":"204","volume-title":"Silicon Compilation","author":"R.K. Brayton","year":"1988","unstructured":"R.K. Brayton, R. Camposano, G. DeMicheli, R. Otten and J. van Eijndhoven, \u201cThe yorktown silicon compiler,\u201d in D.D. Gajski, ed.,Silicon Compilation, Reading, MA: Addison-Wesley, 1988, pp. 204\u2013311."},{"key":"BF01581296_CR7","unstructured":"L. Stok and R. van den Born, \u201cEASY: multiprocessor architecture optimization,\u201dProc. of the Int. Workshop on Logic and Architecture Synthesis for Silicon Compilers, 1988, pp. 1\u201315."},{"key":"BF01581296_CR8","unstructured":"D.E. Thomas, E.M. Dirkes, R.A. Walker, J.V. Rajan, J.A. Nestor and R.L. Blackburn, \u201cThe system architect's workbench,\u201d inProceedings of the 25th Design Automation Conference, 1988, pp. 337\u2013343."},{"key":"BF01581296_CR9","volume-title":"VLSI processing: a bit serial approach","author":"P. Denyer","year":"1985","unstructured":"P. Denyer and D. Renshaw,VLSI processing: a bit serial approach, Reading, MA: Addison-Wesley, 1985."},{"key":"BF01581296_CR10","doi-asserted-by":"crossref","first-page":"447","DOI":"10.1109\/43.75628","volume":"10","author":"C.B. Shung","year":"1991","unstructured":"C.B. Shung, et al., \u201cAn integrated CAD system for algorithm-specific IC design,\u201dIEEE Transactions on CAD, vol. 10, 1991, pp. 447\u2013482.","journal-title":"IEEE Transactions on CAD"},{"key":"BF01581296_CR11","doi-asserted-by":"crossref","unstructured":"B.S. Haroun and M.I. Elmasry, \u201cAutomatic synthesis of a multibuss architecture for DSP,\u201dProceedings of the IEEE Conference on Computer Aided Design, 1988, pp. 44\u201347.","DOI":"10.1109\/ICCAD.1988.122459"},{"key":"BF01581296_CR12","doi-asserted-by":"crossref","unstructured":"H. De Man, F. Catthoor, G. Goossens, J. Vanhoof, J. Van Meerbergen and J. Huisken, \u201cArchitecture-driven synthesis techniques for VLSI implementation of DSP algorithms,\u201dProceedings of the IEEE, 1990, pp. 319\u2013335.","DOI":"10.1109\/5.52215"},{"key":"BF01581296_CR13","doi-asserted-by":"crossref","unstructured":"R. Woudsma, F. Beenker, J. Van Meerbergen and C. Niessen, \u201cPIRAMID: an architecture-driven silicon compiler for complex DSP applications,\u201dProceedings IEEE International Symposium on Circuits and Systems, 1990, pp. 2696\u20132700.","DOI":"10.1109\/ISCAS.1990.112540"},{"key":"BF01581296_CR14","doi-asserted-by":"crossref","unstructured":"Rabaey J. and M. Potkonjak, \u201cResource driven synthesis in the HYPER system,\u201dProc. of the ISCAS, 1990, pp. 2592\u20132595.","DOI":"10.1109\/ISCAS.1990.112539"},{"key":"BF01581296_CR15","doi-asserted-by":"crossref","unstructured":"P. Lippens, J. van Meerbergen, A. van der Werf, W. Verhaegh, B. McSweeney, J. Huisken and O. McArdle, \u201cPHIDEO: a silicon compiler for high speed algorithms,\u201dProceedings European Conference on Design Automation, 1991, pp. 436\u2013441.","DOI":"10.1109\/EDAC.1991.206442"},{"key":"BF01581296_CR16","doi-asserted-by":"crossref","unstructured":"P. Lippens, J. Van Meerbergen, A. van der Werf, W. Verhaegh and B. McSweeney, \u201cMemory synthesis for high speed DSP applications,\u201dProceedings IEEE Custom Integrated Circuits Conference, (CICC-91), 1991, pp. 11.7.1\u201311.7.4.","DOI":"10.1109\/CICC.1991.164138"},{"key":"BF01581296_CR17","doi-asserted-by":"crossref","unstructured":"C.E. Leiserson, F.M. Rose and J.B. Saxe, \u201cOptimizing synchronous circuitry by retiming,\u201dThird Caltech Conference on Very Large Scale Integration, 1983.","DOI":"10.1007\/978-3-642-95432-0_7"},{"key":"BF01581296_CR18","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/30.44278","volume":"35","author":"A.H.M. Roermund van","year":"1989","unstructured":"A.H.M. van Roermund, P.J. Snijder, H. Dijkstra, C.G. Hemeryck, CM. Huizer, J.M.P. Schmitz and R.J. Sluijter, \u201cA general-purpose programmable video signal processor,\u201dIEEE Transactions on Consumer Electronics, vol. 35, 1989, pp. 249\u2013258.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"BF01581296_CR19","doi-asserted-by":"crossref","unstructured":"A. van der Werf, B. McSweeney, J. Van Meerbergen, P. Lippens and W. Verhaegh, \u201cFlexible datapath compilation for phideo,\u201dProceedings of the Euro ASIC Conference, 1991, pp. 178\u2013183.","DOI":"10.1109\/EUASIC.1991.212870"},{"key":"BF01581296_CR20","unstructured":"A van der Werf, B. McSweeney, J. Van Meerbergen, P. Lippens and W. Verhaegh, \u201cHierarchical retiming including pipelining,\u201dProceedings International Conference on VLSI (VLSI-91), 1991, pp. 11.2.1\u201311.2.10."},{"key":"BF01581296_CR21","doi-asserted-by":"crossref","unstructured":"W. Verhaegh, E. Aarts, J. Korst and P. Lippens, \u201cImproved force-directed scheduling,\u201dProceedings European Design Automation Conference, 1991, pp. 430\u2013435.","DOI":"10.1109\/EDAC.1991.206441"},{"key":"BF01581296_CR22","unstructured":"T. Doyle and M. Looymans, \u201cProgressive scan conversion using edge information,\u201dThird International Workshop on HDTV, 1989."},{"key":"BF01581296_CR23","doi-asserted-by":"crossref","unstructured":"D.M. Grant, P.B. Denyer and I. Finlay, \u201cSynthesis of address generators,\u201dProceedings of the IEEE Conference on Computer Aided Design, 1989, p. 116\u2013119.","DOI":"10.1109\/ICCAD.1989.76917"},{"key":"BF01581296_CR24","doi-asserted-by":"crossref","unstructured":"D.M. Grant and P.B. Denyer, \u201cAddress generation for array access based on modulus m counters,\u201dProceedings European Conference on Design Automation, 1991, pp. 118\u2013122.","DOI":"10.1109\/EDAC.1991.206373"},{"key":"BF01581296_CR25","doi-asserted-by":"crossref","unstructured":"Keshab K. Parhi and Joo-Sang Lee, \u201cRegister allocation for design of data format converters,\u201dProceedings of the IEEE Conference on Acoustics, Speech and Signal Processing, 1991, pp. 1133\u20131136.","DOI":"10.1109\/ICASSP.1991.150567"},{"key":"BF01581296_CR26","doi-asserted-by":"crossref","unstructured":"Keshab K. Parhi, \u201cRegister minimization in DSP data format converters,\u201dProceedings of the IEEE International Symposium on Circuits and Systems, 1991, pp. 2367\u20132370.","DOI":"10.1109\/ISCAS.1991.176854"},{"key":"BF01581296_CR27","doi-asserted-by":"crossref","unstructured":"L. Stok, \u201cInterconnect optimization during data path allocation,\u201dProc. of the European Design Automation Conference, 1990, pp. 141\u2013145.","DOI":"10.1109\/EDAC.1990.136635"},{"key":"BF01581296_CR28","doi-asserted-by":"crossref","unstructured":"G. Essink, E. Aarts, R. van Dongen, P. van Gerwen, J. Korst and K. Vissers, \u201cScheduling in programmable video signal processors,\u201dProceedings of the IEEE Conference on Computer Aided Design, 1991.","DOI":"10.1109\/ICCAD.1991.185254"},{"key":"BF01581296_CR29","doi-asserted-by":"crossref","first-page":"1019","DOI":"10.1049\/el:19890682","volume":"25","author":"H. Dijkstra","year":"1989","unstructured":"H. Dijkstra, H. Hollman, K. Huizer and R. Sluyter, \u201cNew pro-gammable delay element,\u201dElectronics Letters, 1989, vol. 25, pp. 1019\u20131021.","journal-title":"Electronics Letters"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01581296.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01581296\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01581296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T23:35:56Z","timestamp":1735688156000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01581296"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,4]]},"references-count":29,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1993,4]]}},"alternative-id":["BF01581296"],"URL":"https:\/\/doi.org\/10.1007\/bf01581296","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1993,4]]}}}