{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:27:34Z","timestamp":1745386054141},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1993,6,1]],"date-time":"1993-06-01T00:00:00Z","timestamp":738892800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1993,6]]},"DOI":"10.1007\/bf01581955","type":"journal-article","created":{"date-parts":[[2005,4,28]],"date-time":"2005-04-28T08:14:32Z","timestamp":1114676072000},"page":"7-18","source":"Crossref","is-referenced-by-count":10,"title":["Recent VLSI neural networks in Japan"],"prefix":"10.1007","volume":"6","author":[{"given":"Yuzo","family":"Hirai","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1993,6,1]]},"reference":[{"key":"BF01581955_CR1","doi-asserted-by":"crossref","unstructured":"M.A. Sivilotti, M.R. Emerling, and C.A. Mead, \u201cVLSI architecture for implementation of neural networks,\u201dProceedings of the AIP Conference on Neural Networks for Computing, 1986, pp. 408\u2013413.","DOI":"10.1063\/1.36247"},{"key":"BF01581955_CR2","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1016\/0893-6080(88)90024-X","volume":"1","author":"C.A. Mead","year":"1988","unstructured":"C.A. Mead and M.A. Mahowald, \u201cA silicon model of early visual processing,\u201dNeural Networks, vol. 1, 1988, pp. 91\u201397.","journal-title":"Neural Networks"},{"key":"BF01581955_CR3","doi-asserted-by":"crossref","unstructured":"H.P. Graf et al., \u201cVLSI implementation of a neural network memory with several hundreds of neurons, \u201dNeural Networks for Computing, AIP, 1986.","DOI":"10.1063\/1.36253"},{"key":"BF01581955_CR4","first-page":"144","volume":"9.2","author":"H.P. Graf","year":"1990","unstructured":"H.P. Graf and D. Henderson, \u201cA reconfigurable CMOS neural network,\u201dProceedings of IEEE ISSCC'90, TPM 9.2, 1990, pp. 144\u2013145.","journal-title":"Proceedings of IEEE ISSCC'90"},{"key":"BF01581955_CR5","doi-asserted-by":"crossref","unstructured":"Y. Arima, K. Mashiko, K. Okada, and T. Yamada, \u201cA 336-neuron 28k-synapse self-learning neural network chip with branchneuron-unit architecture,\u201dProceedings of IEEE ISSCC'90, TPM 11.2, 1991, pp. 182\u2013184.","DOI":"10.1109\/4.98984"},{"key":"BF01581955_CR6","doi-asserted-by":"crossref","unstructured":"M. Yasunaga et al., \u201cA self-learning neural network composed of 1152 digital neurons in wafer-scale LSIs,\u201dProceedings of IJCNN'91, vol. III, 1991, pp. 1845\u20131849.","DOI":"10.1109\/IJCNN.1991.170623"},{"key":"BF01581955_CR7","doi-asserted-by":"crossref","unstructured":"H. Eguchi et al., \u201cNeural network LSI chip with on-chip learning,\u201dProceedings of IJCNN'91, 1991.","DOI":"10.1109\/IJCNN.1991.155220"},{"key":"BF01581955_CR8","unstructured":"B. Furman and A.A. Abidi, \u201cAn analog CMOS backward errorpropagation LSI,\u201dProceedings of First Annual INNS Symposium, 1988."},{"key":"BF01581955_CR9","doi-asserted-by":"crossref","unstructured":"M. Holler, S. Tarn, H. Casstro, and R. Benson, \u201cAn electrically trainable artificial neural network (ETANN) with 10240 floating gate synapses,\u201dProceedings of IJCNN'89, vol. II, 1989, pp. 191\u2013196.","DOI":"10.1109\/IJCNN.1989.118698"},{"key":"BF01581955_CR10","doi-asserted-by":"crossref","unstructured":"T. Morishita, Y. Tamura, and T. Otsuki, \u201cA BiCMOS analog neural network with dynamically updated weights,\u201dProceedings of IEEE ISSCC'90, TPM 9.1, 1990, pp. 142\u2013143.","DOI":"10.1109\/ISSCC.1990.110167"},{"key":"BF01581955_CR11","doi-asserted-by":"crossref","unstructured":"A.J. Argranat, C.F. Neugebauer, and A. Yariv, \u201cA CCD based neural network integrated circuit with 64K analog programmable synapses,\u201dProceedings of IJCNN'90, vol. II, 1990, pp. 551\u2013555.","DOI":"10.1109\/IJCNN.1990.137623"},{"key":"BF01581955_CR12","unstructured":"H. Kato, Y. Sugiura, and S. Tsuchiya, \u201cOn implementing neurocomputer systems using analog neuroprocessor chips,\u201dTechnical Report of Information Processing Society of Japan, 89-ARC-78-2, 1989. (in Japanese)"},{"key":"BF01581955_CR13","doi-asserted-by":"crossref","unstructured":"B.E. Boser and E. S\u00e4ckinger, \u201cAn analog neural network processor with programmable network topology,\u201dProceedings of IEEE ISSCC91, TPM 11.3, 1991, pp. 184\u2013185.","DOI":"10.1109\/ISSCC.1991.689119"},{"key":"BF01581955_CR14","unstructured":"P. Mueller et al., \u201cDesign and performance of a prototype analog neural computer,\u201dProceedings of the 2nd International Conference on Microelectronics for Neural Networks, 1991, pp. 347\u2013357."},{"key":"BF01581955_CR15","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/72.80329","volume":"2","author":"A.F. Murray","year":"1991","unstructured":"A.F. Murray, D. Del Corso, and L. Tarassenko, \u201cPulse-stream VLSI neural networks mixing analog and digital techniques,\u201dIEEE Transactions on Neural Networks, vol. 2, 1991, pp. 193\u2013204.","journal-title":"IEEE Transactions on Neural Networks"},{"key":"BF01581955_CR16","doi-asserted-by":"crossref","unstructured":"R.C. Frye, E.A. Reitman, C.C. Wong, and B.L. Chin, \u201cAn investigation of adaptive learning implemented in an optically controlled neural networks,\u201dProceedings of IJCNN'89, vol. II, 1989, pp. 457\u2013463.","DOI":"10.1109\/IJCNN.1989.118282"},{"key":"BF01581955_CR17","doi-asserted-by":"crossref","unstructured":"K. Kyuma et al., \u201cThe first demonstration of an optical learning chip,\u201dOptical Computing, 1991, pp. 291\u2013294.","DOI":"10.1364\/OPTCOMP.1991.WB2"},{"key":"BF01581955_CR18","doi-asserted-by":"crossref","unstructured":"M. Yasunaga et al., \u201cA wafer scale integration neural network utilizing completely digital circuits,\u201dProceedings of IJCNN'89, vol. II, 1989, pp. 213\u2013217.","DOI":"10.1109\/IJCNN.1989.118701"},{"key":"BF01581955_CR19","unstructured":"H. Kato, H. Yoshizasa, H. Ichiki, and K. Asakawa, \u201cA parallel neurocomputer architecture towards Billion connection updates per second,\u201dProceedings of IJCNN'90, vol. II, 1990, pp. 47\u201350."},{"key":"BF01581955_CR20","doi-asserted-by":"crossref","unstructured":"Y. Shimokawa, Y. Fuwa, and N. Aramaki, \u201cA parallel ASIC VLSI neurocomputer for a large number of neurons and billion connections per second speed,\u201dProceedings of IJCNN'91, vol. HI, 1991, pp. 2162\u20132167.","DOI":"10.1109\/IJCNN.1991.170708"},{"key":"BF01581955_CR21","unstructured":"U. Ramacher and J. Beichter, \u201cArchitecture of a systolic neuroemulator,\u201dProceedings of IJCNN'91, vol. II, 1991, pp. 2162\u20132167."},{"key":"BF01581955_CR22","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/4.307","volume":"23","author":"A.F. Murray","year":"1988","unstructured":"A.F. Murray and A.V.W. Smith, \u201c Asynchronous VLSI neural networks using pulse-stream arithmetics,\u201dIEEE Journal of Solid-State Circuits, vol. 23, 1988, pp. 688\u2013697.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"BF01581955_CR23","doi-asserted-by":"crossref","unstructured":"J. Tomberg, T. Ritoniemi, K. Kaski, and H. Tenhuenen, \u201cFully digital neural network implementation based on pulse density modulation,\u201dProceedings of IEEE 1989 C1CC, 1989, pp. 12.7.1\u201312.7.4.","DOI":"10.1109\/CICC.1989.56744"},{"key":"BF01581955_CR24","doi-asserted-by":"crossref","unstructured":"Y. Hirai, K. Kamada, M. Yamada, and M. Ooyama, \u201cA digital neuro-chip with unlimited connectability for large scale neural networks,\u201dProceedings of IJCNN'89, vol. II, 1989, pp. 163\u2013169.","DOI":"10.1109\/IJCNN.1989.118694"},{"key":"BF01581955_CR25","doi-asserted-by":"crossref","unstructured":"Max Stanford Tomlinson, Jr., D.J. Walker, and M.A. Sivilotti, \u201cA digital neural network architecture for VLSI,\u201dProceedings of IJCNN'90, vol. II, 1990, pp. 545\u2013550.","DOI":"10.1109\/IJCNN.1990.137764"},{"key":"BF01581955_CR26","doi-asserted-by":"crossref","unstructured":"J.R. Beerhold, M. Jansen, and R. Eckmiller, \u201cPulse-processing neural net hardware with selectable topology and adaptive weights and delays,\u201dProceedings of IJCNN'90, vol. II, 1990, pp. 569\u2013574.","DOI":"10.1109\/IJCNN.1990.137767"},{"key":"BF01581955_CR27","volume-title":"VLSI Neural Network Systems","author":"Y. Hirai","year":"1992","unstructured":"Y. Hirai,VLSI Neural Network Systems, Gordon and Breach Science Publishers, Reading, 1992."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01581955.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01581955\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01581955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,3]],"date-time":"2023-05-03T02:29:28Z","timestamp":1683080968000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01581955"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,6]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,6]]}},"alternative-id":["BF01581955"],"URL":"https:\/\/doi.org\/10.1007\/bf01581955","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[1993,6]]}}}