{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T19:24:13Z","timestamp":1761938653243,"version":"build-2065373602"},"reference-count":53,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[1993,6,1]],"date-time":"1993-06-01T00:00:00Z","timestamp":738892800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1993,6]]},"DOI":"10.1007\/bf01581956","type":"journal-article","created":{"date-parts":[[2005,4,28]],"date-time":"2005-04-28T08:14:32Z","timestamp":1114676072000},"page":"19-31","source":"Crossref","is-referenced-by-count":11,"title":["Recent developments of electronic neural nets in North America"],"prefix":"10.1007","volume":"6","author":[{"given":"H. P.","family":"Graf","sequence":"first","affiliation":[]},{"given":"E.","family":"Sackinger","sequence":"additional","affiliation":[]},{"given":"L. D.","family":"Jackel","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[1993,6,1]]},"reference":[{"key":"BF01581956_CR1","doi-asserted-by":"crossref","unstructured":"M. Griffin, G. Tahara, K. Knorpp. R. Pinkham, and B. Riley, \u201cAn 11-million transistor neural network execution engine,\u201dISSCC Dig. Tech. Papers, pp. 180\u2013181, 1991.","DOI":"10.1109\/ISSCC.1991.689117"},{"key":"BF01581956_CR2","doi-asserted-by":"crossref","unstructured":"R.W. Means, \u201cA new two-dimensional systolic array for image processing and neural network applications,\u201dProc. Int. Joint Conf. Neural Networks, pp. II\/A-925, 1991.","DOI":"10.1109\/IJCNN.1991.155582"},{"key":"BF01581956_CR3","doi-asserted-by":"crossref","unstructured":"R.W. Means and L. Lisenbee, \u201cExtensible linear floating point simd neurocomputer array processor,\u201dProc. Int. Joint Conf. Neural Networks, 1991, pp. I-587\u2013I-592.","DOI":"10.1109\/IJCNN.1991.155243"},{"key":"BF01581956_CR4","doi-asserted-by":"crossref","unstructured":"C.L. Scofield and D.L. Reilly, \u201cInto silicon: Real time learning in a high density rbf neural network, \u201dProc. Int. Joint Conf. Neural Networks, 1991, 551 \u2013556.","DOI":"10.1109\/IJCNN.1991.155237"},{"key":"BF01581956_CR5","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1007\/BF01581957","volume":"6","author":"K. Asanovic","year":"1992","unstructured":"K. Asanovic, N. Morgan, and J. Wawrzynek, \u201cUsing simulations of reduced precision arithmetic to design a neuro-microprocessor,\u201dJ. of VLSI Signal Processing, vol. 6, 1992, pp. 33\u201344.","journal-title":"J. of VLSI Signal Processing"},{"key":"BF01581956_CR6","doi-asserted-by":"crossref","unstructured":"J.G. Elias, M.D. Fisher, and C.M. Monemi, \u201cA multiprocessor machine for large-scale network simulation,\u201dProc. Int. Joint Conf. Neural Networks, 1991, I-469\u2013I-474.","DOI":"10.1109\/IJCNN.1991.155224"},{"key":"BF01581956_CR7","doi-asserted-by":"crossref","unstructured":"N. Morgan, J. Beck, P. Kohn, J. Bilmes, E. Allman, and J. Beer, \u201cThe rap: A ring array processor for layered network calculations,\u201dProc. Conf. Application Specific Array Processors, 1990, pp. 296\u2013308.","DOI":"10.1109\/ASAP.1990.145467"},{"key":"BF01581956_CR8","doi-asserted-by":"crossref","unstructured":"T.P. Washburne, M.M. Okamura, D.F. Specht, and W.A. Fisher, \u201cThe lockheed probabilistic neural network processor,\u201dProc. Int. Joint Conf. Neural Networks, 1991, pp. I-513\u2013I-518.","DOI":"10.1109\/IJCNN.1991.155232"},{"key":"BF01581956_CR9","volume-title":"Computer Architecture, A Quantitative Approach","author":"J.L. Hennessy","year":"1990","unstructured":"J.L. Hennessy and D.A. Patterson,Computer Architecture, A Quantitative Approach, Morgan Kaufmann, San Mateo, 1990."},{"key":"BF01581956_CR10","first-page":"545","volume":"2","author":"M.S. Tomlinson","year":"1990","unstructured":"M.S. Tomlinson, D.J. Walker, and M.A. Sivilotti, \u201cA digital neural network architecture for VLSI,\u201dProc. Int. Joint Conf. Neural Networks, 2, 1990, pp. 545\u2013550.","journal-title":"Proc. Int. Joint Conf. Neural Networks"},{"key":"BF01581956_CR11","doi-asserted-by":"crossref","unstructured":"H.P. Graf and D. Henderson, \u201cA reconfigurable CMOS neural network,\u201dISSCC Dig. Tech. Papers, 1990, pp. 144\u2013145.","DOI":"10.1109\/ISSCC.1990.110168"},{"key":"BF01581956_CR12","first-page":"1032","volume-title":"Neural Information Processing Systems, vol. 3","author":"H.P. Graf","year":"1991","unstructured":"H.P. Graf, R. Janow, D. Henderson, and R. Lee, \u201cReconfigurable neural net chip with 32k connections, R.P. Lippmann, J.E. Moody, and D.S. Touretzky, ed.,Neural Information Processing Systems, vol. 3, Morgan Kaufmann Publ., San Mateo, 1991, pp. 1032\u20131038."},{"key":"BF01581956_CR13","doi-asserted-by":"crossref","first-page":"1073","DOI":"10.1109\/31.56087","volume":"37","author":"A.J. Agranat","year":"1990","unstructured":"A.J. Agranat, C.F. Neugebauer, R.D. Nelson, and A. Yariv, \u201cThe CCD neural processor: a neural network integrated circuit with 65536 programmable analog synapses,\u201dIEEE Trans. Circuits Syst., vol. 37, 1990, pp. 1073\u20131075.","journal-title":"IEEE Trans. Circuits Syst."},{"key":"BF01581956_CR14","unstructured":"J. Alspector, R.A. Allen, A. Jayakumar, T. Zeppenfeld, and R. Meir, \u201cRelaxation networks for large supervised learning problems,\u201d R.P. Lippmann, J.E. Moody, and D.S. Touretzky, eds.,Neural Information Processing Systems, vol. 3, Morgan Kaufmann Publ., 1991, pp. 1015\u20131021."},{"key":"BF01581956_CR15","doi-asserted-by":"crossref","unstructured":"M. Holler, S. Tam, H. Castro, and R. Beson, \u201cAn electrically trainable artificial neural network (ETANN), \u201dProc. Int. Joint Conf. Neural Networks, 1989, pp. 191\u2013196.","DOI":"10.1109\/IJCNN.1989.118698"},{"key":"BF01581956_CR16","doi-asserted-by":"crossref","unstructured":"B. Boser and E. Sackinger, \u201cAn analog neural network processor with programmable network topology,\u201dISSCC Dig. Tech. Papers, 1991, pp. 184\u2013185.","DOI":"10.1109\/ISSCC.1991.689119"},{"key":"BF01581956_CR17","doi-asserted-by":"crossref","unstructured":"A. Chiang, et al., \u201cA programmable CCD signal processor,\u201dISSCC Dig. Tech. Papers, 1990, pp. 146\u2013147.","DOI":"10.1109\/ISSCC.1990.110169"},{"key":"BF01581956_CR18","volume-title":"Neural Information Processing Systems, vol. 2","author":"A. Moopenn","year":"1990","unstructured":"A. Moopenn, T. Duong, and A.P. Thakoor, \u201cDigital-analog hybrid synapse chips for electronic neural networks,\u201d In D.S Touretzky, ed.Neural Information Processing Systems, vol. 2. Morgan Kaufmann, San Mateo, 1990."},{"key":"BF01581956_CR19","first-page":"758","volume-title":"Neural Information Processing Systems, vol. 2","author":"S. Satyanarayana","year":"1990","unstructured":"S. Satyanarayana, Y. Tsividis, and H.P. Graf, \u201cA reconfigurable analog VLSI neural network chip,\u201d In D.S. Touretzky, ed.Neural Information Processing Systems, vol. 2, Morgan Kaufmann, San Mateo, 1990, pp. 758\u2013768."},{"key":"BF01581956_CR20","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/4.109558","volume":"27","author":"S. Satyanarayana","year":"1992","unstructured":"S. Satyanarayana, Y. Tsividis, and H.P. Graf, \u201cA reconfigurable VLSI neural network,\u201dIEEE J. Solid-State Circuits, vol. 27, 1992, pp. 67\u201381.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"BF01581956_CR21","doi-asserted-by":"crossref","unstructured":"E.K.F. Lee and P.G. Gulak, \u201cA CMOS field-programmable analog array,\u201dISSCC Dig. Tech. Papers, 1991, pp. 186\u2013187.","DOI":"10.1109\/ISSCC.1991.689120"},{"key":"BF01581956_CR22","doi-asserted-by":"crossref","unstructured":"M. Hatamian and S.K. Rao, \u201cA 100 MHz 40-tap programmable FIR filter chip,\u201dDigest ISCAS, 1990, pp. 3050\u20133052.","DOI":"10.1109\/ISCAS.1990.112656"},{"key":"BF01581956_CR23","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1109\/4.18594","volume":"24","author":"P.A. Ruetz","year":"1989","unstructured":"P.A. Ruetz, \u201cThe architectures and design of a 20-MHz realtime DSP chip set,\u201dIEEE J. Solid-State Circuits, vol. 24, 1989, pp. 338\u2013348.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"BF01581956_CR24","volume-title":"Analog VLSI and Neural Systems","author":"C.A. Mead","year":"1989","unstructured":"C.A. Mead,Analog VLSI and Neural Systems, Reading, MA: Addison-Wesley, 1989."},{"volume-title":"Analog VLSI Implementation of Neural Systems","year":"1989","key":"BF01581956_CR25","unstructured":"C.A. Mead and M. Ismail, ed.,Analog VLSI Implementation of Neural Systems, Boston: Kluwer Academic Publishers, 1989."},{"key":"BF01581956_CR26","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1109\/72.80331","volume":"2","author":"A.G. Andreou","year":"1991","unstructured":"A.G. Andreou, et al., \u201cCurrently-mode subthreshold MOS circuits for analog VLSI neural systems,\u201dIEEE Trans. Neural Networks, vol. 2, 1991, pp. 205\u2013213.","journal-title":"IEEE Trans. Neural Networks"},{"key":"BF01581956_CR27","first-page":"399","volume-title":"Neural Information Processing Systems, vol. 3","author":"W. Bair","year":"1991","unstructured":"W. Bair and C. Koch, \u201cAn analog VLSI chip for finding edges from zero-crossings,\u201d In R.P. Lippmann, J.E. Moody, and D.S. Touretzky, ed.,Neural Information Processing Systems, vol. 3, Morgan Kaufmann, 1991, San Mateo, pp. 399\u2013405."},{"key":"BF01581956_CR28","doi-asserted-by":"crossref","unstructured":"T. Delbruck, \u201cBump circuits for computing similarity and dissimilarity of analog voltaes,\u201dProc. Int. Joint Conf. Neural Networks, 1991, pp. I-475\u2013I-479.","DOI":"10.1109\/IJCNN.1991.155225"},{"key":"BF01581956_CR29","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1109\/72.80335","volume":"2","author":"S.P. DeWeerth","year":"1991","unstructured":"S.P. DeWeerth, L. Nielsen, C.A. Mead, and K.J. Astromm, \u201cA simple neuron servo,\u201dIEEE Trans. Neural Networks, vol. 2, 1991, pp. 248\u2013251.","journal-title":"IEEE Trans. Neural Networks"},{"key":"BF01581956_CR30","first-page":"742","volume-title":"Neural Information Processing Systems, vol. 2","author":"S.P. DeWeerth","year":"1990","unstructured":"S.P. DeWeerth and C.A. Mead, An analog VLSI model of adaptation in the vestibulo-ocular reflex, \u201d In D.S. Touretzky, ed.,Neural Information Processing Systems, vol. 2, Morgan Kaufmann, San Mateo, 1990, pp. 742\u2013749."},{"key":"BF01581956_CR31","first-page":"406","volume-title":"Neural Information Processing Systems, vol. 3","author":"T. Horiuchi","year":"1991","unstructured":"T. Horiuchi, J. Lazzaro, A. Moore, and C. Koch, \u201cA delay-line based motions detection chip,\u201d In R.P. Lippmann, J.E. Moody, and D.S. Touretzky, eds.,Neural Information Processing Systems, vol. 3, pp. Morgan Kaufmann, San Mateo, 1991, pp. 406\u2013412."},{"key":"BF01581956_CR32","doi-asserted-by":"crossref","first-page":"738","DOI":"10.1109\/4.78244","volume":"26","author":"H. Kobayashi","year":"1991","unstructured":"H. Kobayashi, J.L. White, and A.A. Abidi, \u201cAn active resistor network for gaussian filtering of images,\u201dIEEE J. Solid-State Circuits, vol. 26, 1991, pp. 738\u2013748.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"BF01581956_CR33","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1007\/BF00927834","volume":"3","author":"A. Lumsdaine","year":"1991","unstructured":"A. Lumsdaine, J.L. Wyatt, and I.M. Elfadel, \u201cNonlinear analog networks for image smoothing and segmentation,\u201dJ. VLSI Signal Processing, vol. 3, 1991, pp. 53\u201368.","journal-title":"J. VLSI Signal Processing"},{"key":"BF01581956_CR34","first-page":"750","volume-title":"Neural Information Processing Systems, vol. 2","author":"C. Koch","year":"1990","unstructured":"C. Koch, et al., \u201cReal-time computer vision and robotics using analog VLSI circuits,\u201d In D.S. Touretzky, ed.,Neural Information Processing Systems, vol. 2, Morgan Kaufmann, San Mateo, 1990, pp. 750\u2013757."},{"key":"BF01581956_CR35","doi-asserted-by":"crossref","first-page":"772","DOI":"10.1109\/4.78248","volume":"26","author":"J. Lazzaro","year":"1991","unstructured":"J. Lazzaro, \u201cA silicon model of an auditory neural representation of spectral shape,\u201dIEEE J. Solid-State Circuits, vol. 26, 1991, pp. 772\u2013777.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"BF01581956_CR36","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/72.80333","volume":"2","author":"C.A. Mead","year":"1991","unstructured":"C.A. Mead, X. Arreguit, and J. Lazzaro, \u201cAnalog VLSI model of binaural hearing, \u201dIEEE Trans. Neural Networks, vol. 2, 1991, pp. 230\u2013236.","journal-title":"IEEE Trans. Neural Networks"},{"key":"BF01581956_CR37","doi-asserted-by":"crossref","unstructured":"P. Mueller, J. van der Spiegel, V. Agami, P. Aziz, D. Blackman, P. Chance, A. Choudhury, C. Donham, R. Etienne, L. Jones, P. Kinget, W. von Koch, J. Kim, and J. Xin, \u201cDesign and performance of a prototype general purpose analog neural computer,\u201dProc. Int. Joint Conf. Neural Networks, 1991, pp. I-463\u2013I-468,","DOI":"10.1109\/IJCNN.1991.155223"},{"key":"BF01581956_CR38","unstructured":"F. Faggin, \u201cNeural network analog VLSI implementations,\u201dNeural Information Processing Systems, to be published, 1992."},{"key":"BF01581956_CR39","unstructured":"H.C. Card and W.R. Moore, \u201cBiological learning primitives in analog EEPROM synapses,\u201dProc. Int. Joint Conf. Neural Networks, 1990, pp. 106\u2013109."},{"key":"BF01581956_CR40","first-page":"1001","volume-title":"Neural Information Processing Systems, vol. 3","author":"A. Kramer","year":"1991","unstructured":"A. Kramer, C.K. Sin, R. Chu, and P.K. Ko, \u201cCompact EEPROM-based weight functions,\u201d R.P. Lippmann, J.E. Moody, and D.S. Touretzky, ed.,Neural Information Processing Systems, vol. 3, Morgan Kaufmann, San Mateo, 1991, pp. 1001\u20131007."},{"key":"BF01581956_CR41","doi-asserted-by":"crossref","first-page":"654","DOI":"10.1109\/31.81862","volume":"38","author":"B.W. Lee","year":"1991","unstructured":"B.W. Lee, B.J. Sheu, and H. Yang, \u201c Analog floating-gate synapses for general-purpose VLSI neural computation,\u201dIEEE Trans. Circuits Syst., vol. 38, 1991, pp. 654\u2013658.","journal-title":"IEEE Trans. Circuits Syst."},{"key":"BF01581956_CR42","first-page":"581","volume":"1","author":"R. Tawel","year":"1991","unstructured":"R. Tawel, R. Benson, and A.P. Thakoor, \u201cA CMOS UV-programmable nonvolatile synaptic array, \u201dProc. Int. Joint Conf. Neural Networks, vol. 1, 1991, pp. 581\u2013585.","journal-title":"Proc. Int. Joint Conf. Neural Networks"},{"key":"BF01581956_CR43","doi-asserted-by":"crossref","unstructured":"T. Blyth, S. Khan, and R. Simko, \u201cA non-volatile analog storage device using EEPROM technology,\u201dISSCC Dig. Tech. Papers, 1991, pp. 192\u2013193.","DOI":"10.1109\/ISSCC.1991.689123"},{"key":"BF01581956_CR44","doi-asserted-by":"crossref","first-page":"2396","DOI":"10.1103\/PhysRevLett.66.2396","volume":"66","author":"Y. LeCun","year":"1991","unstructured":"Y. LeCun, I. Kanter, and S.A. Solla, \u201cEigenvalues of covariance matrices: Application to neural-network learning,\u201dPhys. Rev. Lett., vol. 66, 1991, pp. 2396\u20132399.","journal-title":"Phys. Rev. Lett."},{"key":"BF01581956_CR45","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/72.80206","volume":"1","author":"M. Stevenson","year":"1990","unstructured":"M. Stevenson, R. Winter, and B. Widrow, \u201cSensitivity of feed-forward neural networks to weight errors,\u201dIEEE Trans. Neural Networks, vol. 1, 1990, pp. 71\u201380.","journal-title":"IEEE Trans. Neural Networks"},{"key":"BF01581956_CR46","doi-asserted-by":"crossref","unstructured":"J.L. Holt and J.N. Hwang, \u201cFinite precision error analysis of neural network electronic hardware implementations,\u201dProc. Int. Joint Conf. Neural Networks, 1991, pp. I-519\u2013I-525.","DOI":"10.1109\/IJCNN.1991.155233"},{"key":"BF01581956_CR47","doi-asserted-by":"crossref","unstructured":"Z. Obradovic and I. Parberry, \u201cLearning with discrete multivalued neurons,\u201dProc. Seventh Int. Conf. on Machine Learning, 1991, pp. 392\u2013399.","DOI":"10.1016\/B978-1-55860-141-3.50050-X"},{"key":"BF01581956_CR48","unstructured":"S.S. Venkatesh, \u201cDirected drift: A new linear threshold algorithm for learning binary weights on-line, \u201dJ. Computer Science and Systems, 1991."},{"key":"BF01581956_CR49","doi-asserted-by":"crossref","unstructured":"S.S. Venkatesh, \u201cOn learning binary weights for majority functions,\u201dProc. Conf. Computational Learning Theory (COLT 1991), 1991.","DOI":"10.1016\/B978-1-55860-213-7.50027-4"},{"key":"BF01581956_CR50","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/72.80205","volume":"1","author":"A. Dembo","year":"1990","unstructured":"A. Dembo and T. Kailath, \u201cModel-free distribution learning,\u201dIEEE Trans. Neural Networks, vol. 1 1990, pp. 58\u201370.","journal-title":"IEEE Trans. Neural Networks"},{"key":"BF01581956_CR51","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/72.105429","volume":"3","author":"M. Jabri","year":"1992","unstructured":"M. Jabri and B. Flower, \u201cWeight perturbation: An optimal architecture and learning technique for analog VLSI feedforward and recurrent multilayer networks,\u201dIEEE Trans. Neural Networks, vol. 3, 1992, pp. 154\u2013157.","journal-title":"IEEE Trans. Neural Networks"},{"key":"BF01581956_CR52","doi-asserted-by":"crossref","unstructured":"H.P. Graf, R. Janow, C.R. Nohl, and J. Ben, \u201cA neural-net board system for machine vision applications,Proc. Int. Joint Conf. Neural Networks, 1991, I-481\u2013I-486.","DOI":"10.1109\/IJCNN.1991.155226"},{"key":"BF01581956_CR53","doi-asserted-by":"crossref","unstructured":"E. Sackinger, B.E. Boser, J. Bromley, Y. LeCun, and L.D. Jackel, \u201cApplication of the anna neural network chip to high-speed character recognition,\u201dProc. Int. Joint Conf. Neural Networks, 1992, pp. 498\u2013505.","DOI":"10.1109\/72.129422"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01581956.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01581956\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01581956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T23:18:34Z","timestamp":1735687114000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01581956"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,6]]},"references-count":53,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,6]]}},"alternative-id":["BF01581956"],"URL":"https:\/\/doi.org\/10.1007\/bf01581956","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1993,6]]}}}