{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T01:10:20Z","timestamp":1735693820388,"version":"3.32.0"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1993,12,1]],"date-time":"1993-12-01T00:00:00Z","timestamp":754704000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[1993,12]]},"DOI":"10.1007\/bf01608540","type":"journal-article","created":{"date-parts":[[2005,4,30]],"date-time":"2005-04-30T07:15:43Z","timestamp":1114845343000},"page":"289-299","source":"Crossref","is-referenced-by-count":4,"title":["Synthesis of synchronous communication hardware in a multiprocessor architecture"],"prefix":"10.1007","volume":"6","author":[{"given":"J. A.","family":"Huisken","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Delaruelle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Egberts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Eeckhout","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"VAN Meerbergen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1993,12,1]]},"reference":[{"key":"BF01608540_CR1","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.1985.1270124","volume":"CAD4","author":"J. Rabaey","year":"1985","unstructured":"J. Rabaey, S. Pope, and R. Brodersen, \u201cAn integrated automated layout generation system for DSP circuits,\u201dIEEE Trans. on CAD, vol. CAD4, 1985, pp. 285\u2013296.","journal-title":"IEEE Trans. on CAD"},{"key":"BF01608540_CR2","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1109\/4.18604","volume":"24","author":"B.S. Haroun","year":"1989","unstructured":"B.S. Haroun et al., \u201cSPAID: an architectural synthesis tool for DSP custom applications,\u201dIEEE Journal of Solid-State Circuits, vol. 24, no. 2, 1989, pp. 426\u2013435.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"BF01608540_CR3","doi-asserted-by":"crossref","unstructured":"P. Marwedel, \u201cThe MIMOLA design system: Tools for the design of digital processors,\u201dProceedings of the 23rd Design Automation Conference, 1986, pp. 587\u2013593.","DOI":"10.1109\/DAC.1984.1585857"},{"key":"BF01608540_CR4","unstructured":"W. Rosenstiel, \u201cCADDY: The Karlsruhe behavioral synthesis system,\u201d presented at theACM\/IEEE High-Level Synthesis Workshop, Orcas Island, WA, January 1988."},{"key":"BF01608540_CR5","unstructured":"L. Stok and R. van den Born, \u201cEASY: multiprocessor architecture optimization,\u201dProc. International Workshop Logic and Architecture Synthesis for Silicon Compilers, Grenoble, France, May 1988."},{"key":"BF01608540_CR6","doi-asserted-by":"crossref","unstructured":"H. De Man, F. Catthoor, G. Goossens, J. Vanhoof, J. Van Meerbergen, and J. Huisken, \u201cArchitecture-driven synthesis techniques for VLSI implementation of DSP algorithms,\u201dProceedings of the IEEE, February 1990, pp. 319\u2013335.","DOI":"10.1109\/5.52215"},{"key":"BF01608540_CR7","doi-asserted-by":"crossref","first-page":"1816","DOI":"10.1109\/29.45530","volume":"37","author":"J. Decaluwe","year":"1989","unstructured":"J. Decaluwe, J. Rabaey, J. Van Meerbergen, and H. De Man, \u201cInter-processor communication in synchronous multiprocessor digital signal processing chips,\u201dIEEE Transactions on Acoustics, Speech and Signal Processing, vol. 37, 1989, pp. 1816\u20131828.","journal-title":"IEEE Transactions on Acoustics, Speech and Signal Processing"},{"key":"BF01608540_CR8","unstructured":"R. Camposano and A. Kunzmann, \u201cConsidering timing constraints in synthesis from a behavioral description, \u201dProc. of the ICCD, New York, 1986, pp. 6\u20139."},{"key":"BF01608540_CR9","unstructured":"J.A. Nestor and D.E. Thomas, \u201cBehavioral synthesis with interfaces,\u201dProc. ICCAD-86, 1986, pp. 112\u2013115."},{"key":"BF01608540_CR10","unstructured":"E.F. Girczyc and J.P. Knight, \u201cAn ADA to standard cell hardware compiler based on graph grammars and scheduling,\u201dProc. ICCD, 1984, pp. 726\u2013731."},{"key":"BF01608540_CR11","doi-asserted-by":"crossref","unstructured":"S. Hayati and A.C. Parker, \u201cAutomatic production of controller specifications from control and timing behavioral descriptions,\u201dProc. 26th DAC, 1989, pp. 75\u201380.","DOI":"10.1145\/74382.74396"},{"key":"BF01608540_CR12","doi-asserted-by":"crossref","unstructured":"T. Amon, G. Bordello, and C. Sequin, \u201cOperation\/event graphs: a design representation for timing behavior,\u201dProc. of the IFIP WG 10.2 10th Int. Symp. on Computer Hardware Description Languages, CHDL 91, Marseille, France, April 1991, pp. 241\u2013260.","DOI":"10.1016\/B978-0-444-89208-9.50021-1"},{"key":"BF01608540_CR13","doi-asserted-by":"crossref","unstructured":"R. Woudsma, F. Beenker, J. Van Meerbergen, and C. Niessen, \u201cPIRAMID: an architecture-driven silicon compiler for complex DSP applications,\u201dIEEE International Symposium on Circuits and Systems, 1990, pp. 2696\u20132600.","DOI":"10.1109\/ISCAS.1990.112540"},{"key":"BF01608540_CR14","doi-asserted-by":"crossref","unstructured":"R. Woudsma and A. Delaruelle, \u201cThe design of DSP components for the CD digital audio system using silicon compilation techniques,\u201dIEEE Custom Integrated Circuit Conference, May 1989, pp. 20.4.1\u201320.4.5.","DOI":"10.1109\/CICC.1989.56796"},{"key":"BF01608540_CR15","unstructured":"P. Hilfinger, \u201cA high-level language and silicon compiler for digital signal processing,\u201dIEEE Custom Integrated Circuits Conference, Portland, OR, pp. 213\u2013216."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01608540.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01608540\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01608540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:42:40Z","timestamp":1735692160000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01608540"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,12]]},"references-count":15,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1993,12]]}},"alternative-id":["BF01608540"],"URL":"https:\/\/doi.org\/10.1007\/bf01608540","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1993,12]]}}}