{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T01:36:24Z","timestamp":1648690584275},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1995,3,1]],"date-time":"1995-03-01T00:00:00Z","timestamp":794016000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["The Visual Computer"],"published-print":{"date-parts":[[1995,3]]},"DOI":"10.1007\/bf01898598","type":"journal-article","created":{"date-parts":[[2005,7,7]],"date-time":"2005-07-07T02:46:13Z","timestamp":1120704373000},"page":"121-133","source":"Crossref","is-referenced-by-count":2,"title":["A scalable high-performance graphics processor: GVIP"],"prefix":"10.1007","volume":"11","author":[{"given":"Tsuneo","family":"Ikedo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF01898598_CR1","first-page":"83","volume":"83\u201387","author":"Hovi Ishihata Ineno","year":"1990","unstructured":"Ishihata Ineno, Hovi, et al (1990) Architecture of CAPII and memory system. Technical report. Comput Architect IPSJ 83\u201387: 83\u201397","journal-title":"Comput Architect IPSJ"},{"key":"BF01898598_CR2","first-page":"148","volume":"578","author":"S Sasaki","year":"1993","unstructured":"Sasaki S (1993) 3-Dimensional graphics accelerater SUB-ARU. NIKKEI ELECTRONICS: 578:148\u2013151","journal-title":"NIKKEI ELECTRONICS"},{"key":"BF01898598_CR3","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1007\/978-3-642-83539-1_25","volume-title":"Theoretical foundation of computer graphics and CAD","author":"H Fuchs","year":"1988","unstructured":"Fuchs H (1988) An introduction to pixel-plane and VLSI-intensive graphics systems. In: Theoretical foundation of computer graphics and CAD, Springer, Berlin Heidelberg New York, pp 675\u2013688"},{"key":"BF01898598_CR4","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1007\/978-3-642-76298-7_7","volume-title":"Advances in computer graphics hardware IVI","author":"JAKS Jayasinghe","year":"1991","unstructured":"Jayasinghe JAKS, Herrmann OE (1991) Two level pipeline of systolic array graphics engines. In: Advances in computer graphics hardware IVI. Springer, Berlin Heidelberg New York, 133\u2013148"},{"key":"BF01898598_CR5","first-page":"71","volume":"9","author":"K Akeley","year":"1989","unstructured":"Akeley K (1989) The silicon graphics 4D\/240 GTX Superworkstation. CG&A 9:71\u201383","journal-title":"CG&A"},{"key":"BF01898598_CR6","unstructured":"Ikedo T (1977) Patent S53-110331 (Japan)"},{"issue":"5","key":"BF01898598_CR7","first-page":"46","volume":"4","author":"T Ikedo","year":"1984","unstructured":"Ikedo T (1984) High speed techniques for a 3D color graphics terninal. IEEE CG&A 4(5):46\u201358","journal-title":"IEEE CG&A"},{"issue":"10","key":"BF01898598_CR8","first-page":"40","volume":"6","author":"C Carinalli","year":"1989","unstructured":"Carinalli C, et al (1989) National's advanced graphics chips set for high-performance graphics. IEEE CG&A 6(10):40\u201348","journal-title":"IEEE CG&A"},{"key":"BF01898598_CR9","series-title":"Advances in Hardware","first-page":"213","volume-title":"A real-time raster scan display for 3D graphics","author":"D Jackel","year":"1991","unstructured":"Jackel D (1991) A real-time raster scan display for 3D graphics. Advances in Hardware IV. Springer, Berlin Heidelberg New York, pp 213\u2013227"},{"issue":"6","key":"BF01898598_CR10","first-page":"65","volume":"12","author":"J Poulton","year":"1992","unstructured":"Poulton J, et al (1992) Breaking the frame buffer bottleneck with logic-enhanced memories. IEEE CG&A 12(6):65\u201374","journal-title":"IEEE CG&A"},{"key":"BF01898598_CR11","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1145\/357314.357316","volume":"2","author":"F Sproul","year":"1983","unstructured":"Sproul F, Sutherland IE, Thompson A, Gupta S, Mint C (1983) The 8 by 8 display. ACM Trans Graphics 2:32\u201356","journal-title":"ACM Trans Graphics"},{"key":"BF01898598_CR12","unstructured":"Ikedo T (1983) Patent S58-24419 (Japan)"},{"issue":"3","key":"BF01898598_CR13","first-page":"24","volume":"7","author":"A Goris","year":"1987","unstructured":"Goris A, et al (1987) A configurable pixel cache for fast image generation. IEEE CG & A 7(3):24\u201332","journal-title":"IEEE CG & A"}],"container-title":["The Visual Computer"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01898598.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01898598\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01898598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,10]],"date-time":"2019-05-10T12:04:29Z","timestamp":1557489869000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01898598"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,3]]},"references-count":13,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,3]]}},"alternative-id":["BF01898598"],"URL":"https:\/\/doi.org\/10.1007\/bf01898598","relation":{},"ISSN":["0178-2789","1432-2315"],"issn-type":[{"value":"0178-2789","type":"print"},{"value":"1432-2315","type":"electronic"}],"subject":[],"published":{"date-parts":[[1995,3]]}}}