{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:44:37Z","timestamp":1773193477594,"version":"3.50.1"},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1988,9,1]],"date-time":"1988-09-01T00:00:00Z","timestamp":589075200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["BIT"],"published-print":{"date-parts":[[1988,9]]},"DOI":"10.1007\/bf01941138","type":"journal-article","created":{"date-parts":[[2005,7,31]],"date-time":"2005-07-31T10:23:42Z","timestamp":1122805422000},"page":"620-638","source":"Crossref","is-referenced-by-count":14,"title":["From high-level descriptions to vlsi circuits"],"prefix":"10.1007","volume":"28","author":[{"given":"J.","family":"Staunstrup","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. R.","family":"Greenstreet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF01941138_CR1","volume-title":"Problemhobe og VLSI","author":"F. Barrett","year":"1986","unstructured":"F. Barrett,Problemhobe og VLSI, Masters Thesis (in Danish), Computer Science Department, Aarhus University, Denmark, October 1986."},{"key":"BF01941138_CR2","doi-asserted-by":"crossref","unstructured":"K. M. Chandy and J. Misra,Parallel Program Design, a Foundation. Addison-Wesley, 1988.","DOI":"10.1007\/978-1-4613-9668-0_6"},{"key":"BF01941138_CR3","doi-asserted-by":"crossref","unstructured":"N. Carriero and D. Gelernter,The S\/Net's Linda Kernel, ACM Transactions on Computer Systems, 4, 2, May 1986.","DOI":"10.1145\/214419.214420"},{"key":"BF01941138_CR4","doi-asserted-by":"crossref","unstructured":"S. Garland, J. Guttag, and J. Staunstrup,Verification of VLSI circuits using LP.; Proc. IFIP Conference on Design for Behavioral Verification, 1988.","DOI":"10.7146\/dpb.v17i258.7842"},{"key":"BF01941138_CR5","doi-asserted-by":"crossref","unstructured":"A. Gottlieb, B. Lubacevsky, and R. Rudolph,Basic techniques for the efficient coordination of very large number of cooperating sequential processors, ACM Transactions on Programming Languages 5, 1, January 1983.","DOI":"10.1145\/69624.357206"},{"key":"BF01941138_CR6","volume-title":"Proceedings from VLSI-87","author":"M. R. Greenstreet","year":"1987","unstructured":"M. R. Greenstreet, T. E. Williams, and J. Staunstrup,Self-timed iteration, in Proceedings from VLSI-87, Vancouver, North Holland, 1987."},{"key":"BF01941138_CR7","doi-asserted-by":"crossref","unstructured":"D. D. Hill and D. R. Coelho,Multi-level Simulation for VLSI Design, Kluwer Academic Publishers, 1986.","DOI":"10.1007\/978-1-4613-2269-6"},{"issue":"8","key":"BF01941138_CR8","doi-asserted-by":"crossref","first-page":"666","DOI":"10.1145\/359576.359585","volume":"21","author":"C. A. R. Hoare","year":"1978","unstructured":"C. A. R. Hoare,Communicating sequential processes, Communications of the ACM, vol. 21, no. 8 (August 1978), pp. 666\u2013677.","journal-title":"Communications of the ACM"},{"key":"BF01941138_CR9","unstructured":"H. T. Kung and C. E. Leiserson,Systolic arrays (for VLSI), in Sparse Matrix Proc., 1978, I. S. Duff and G. W. Stewart (eds.), pp. 256\u2013282, SIAM 1979."},{"key":"BF01941138_CR10","unstructured":"J. D. Morison,et al., EL LA:Hardware description or specification, in Proceedings of 1984 IEEE ICCAD."},{"key":"BF01941138_CR11","doi-asserted-by":"crossref","unstructured":"P. M\u00f8ller-Nielsen and J. Staunstrup,Problem-heap. A paradigm for multiprocessor algorithms, Parallel Computing 4, February 1987, North Holland.","DOI":"10.1016\/0167-8191(87)90063-9"},{"key":"BF01941138_CR12","unstructured":"J. Staunstrup, F. Barrett, M. Greenstreet, and P. M\u00f8ller-Nielsen,The design of a problem-mesh, Proceedings from Comp-Euro 87, VLSI and Computers, IEEE 1987."},{"key":"BF01941138_CR13","unstructured":"1986survey of logic simulations, VLSI Systems Design, Vol. 4, no. 2, Feb. 1986, pp. 32\u201340."},{"key":"BF01941138_CR14","unstructured":"T. E. Williams, M. Horowitz,et al., A self-timed chip for division, Proceedings of the Conference on Advanced Research in VLSI, Stanford University, March 1987."}],"container-title":["BIT"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01941138.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF01941138\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF01941138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,8]],"date-time":"2020-04-08T13:26:50Z","timestamp":1586352410000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF01941138"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,9]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1988,9]]}},"alternative-id":["BF01941138"],"URL":"https:\/\/doi.org\/10.1007\/bf01941138","relation":{},"ISSN":["0006-3835","1572-9125"],"issn-type":[{"value":"0006-3835","type":"print"},{"value":"1572-9125","type":"electronic"}],"subject":[],"published":{"date-parts":[[1988,9]]}}}