{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T02:10:31Z","timestamp":1735956631054,"version":"3.32.0"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1995,10,1]],"date-time":"1995-10-01T00:00:00Z","timestamp":812505600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of VLSI Signal Processing"],"published-print":{"date-parts":[[1995,10]]},"DOI":"10.1007\/bf02106823","type":"journal-article","created":{"date-parts":[[2005,9,13]],"date-time":"2005-09-13T02:45:45Z","timestamp":1126579545000},"page":"51-74","source":"Crossref","is-referenced-by-count":0,"title":["The LISA design environment for the synthesis of array processors including memories for the data transfer and fault tolerance by reconfiguration and coding techniques"],"prefix":"10.1007","volume":"11","author":[{"given":"Mirjam","family":"Sch\u00f6nfeld","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Franzen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Markus","family":"Schwiegershausen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Pirsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uwe","family":"Vehlies","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"M\u00fcnzner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1995,10,1]]},"reference":[{"unstructured":"D.I. Moldovan, \u201cADVIS: A Software Package for the Design of Systolic Arrays,\u201dProc. Intern. Conf. on Computer Design: VLSI in Computers, pp. 158\u2013164, 1984.","key":"BF02106823_CR1"},{"key":"BF02106823_CR2","first-page":"93","volume-title":"VLSI Signal Processing II","author":"P. Frison","year":"1986","unstructured":"P. Frison, P. Gachet, and P. Quinton, \u201cDesigning Systolic Arrays with DIASTOL,\u201d S.Y. Kung, R.E. Owen, and J.G. Nash (Eds.),VLSI Signal Processing II, New York: IEEE Press, Chapter 9, pp. 93\u2013105, 1986."},{"unstructured":"V. Van Dongen and M. Petit, \u201cPRESAGE: A Tool for the Parallelization of Nested-Loop Programs,\u201dProc. of IFIP Intern. Workshop on Applied Formal Methods for Correct VLSI Design, November 1989.","key":"BF02106823_CR3"},{"key":"BF02106823_CR4","first-page":"681","volume":"2","author":"U. Arzt","year":"1992","unstructured":"U. Arzt, J. Teich, and L. Thiele, \u201cThe Concepts of COMPAR\u2014A Compiler for Massively Parallel Architectures,\u201dProc. ISCAS, Vol. 2, pp. 681\u2013684, 1992.","journal-title":"Proc. ISCAS"},{"key":"BF02106823_CR5","first-page":"240","volume":"1","author":"U. Vehlies","year":"1991","unstructured":"U. Vehlies and U. Seiler, \u201cThe Application of Compiler Techniques in Systolic Array Design,\u201dProc. ISCAS, Vol. 1, pp. 240\u2013243, 1991.","journal-title":"Proc. ISCAS"},{"doi-asserted-by":"crossref","unstructured":"J. von Meerbergen, P. Lippens, B. McSweeney, W. Verhaegh, and A. van der Werf, \u201cA Design Strategy for High Throughput Applications,\u201d Kung Yao et al. (Eds.),VLSI Signal Processing V, pp. 150\u2013165, October 1992.","key":"BF02106823_CR6","DOI":"10.1109\/VLSISP.1992.641048"},{"key":"BF02106823_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2222-2","volume-title":"High Level Synthesis for Real-Time Digital Signal Processing","author":"J. Vanhoof","year":"1993","unstructured":"J. Vanhoof, K. V. Rompaey, I. Bolsens, G. Goosens, and H. de Man,High Level Synthesis for Real-Time Digital Signal Processing, London: Kluwer Academic Press, 1993."},{"key":"BF02106823_CR8","volume-title":"Transformational Approaches to Systolic Design","author":"U. Vehlies","year":"1992","unstructured":"U. Vehlies, \u201cDECOMP\u2014A Program for Mapping DSP-Algorithms onto Systolic Arrays,\u201d G.M. Megson (Ed.),Transformational Approaches to Systolic Design, London: Chapman and Hall, 1992."},{"key":"BF02106823_CR9","first-page":"319","volume-title":"Algorithms and Parallel VLSI Architectures, Vol. B, Proceedings","author":"U. Vehlies","year":"1991","unstructured":"U. Vehlies and A. Crimi, \u201cA Compiler for Generating Dependence Graphs of DSP-Algorithms,\u201d E.F. Deprettere and A.J. Van der Veen (Eds.),Algorithms and Parallel VLSI Architectures, Vol. B, Proceedings, pp. 319\u2013328, Amsterdam: Elsevier, 1991."},{"unstructured":"U. Vehlies, \u201cStepwise Transformation of Algorithms into Array Processor Architectures by the DECOMP,\u201d Technical Report, Laboratorium f\u00fcr Informationstechnologie, University of Hannover, 1992.","key":"BF02106823_CR10"},{"key":"BF02106823_CR11","volume-title":"Standard Pascal\u2014User Reference Manual","author":"D. Cooper","year":"1983","unstructured":"D. Cooper,Standard Pascal\u2014User Reference Manual, New York: W.W. Norton & Company, 1983."},{"unstructured":"EDIF Steering Committee, \u201cEDIF: Electronic Design Interchange Format Version 2 0 0,\u201d Washington, 1987.","key":"BF02106823_CR12"},{"issue":"No. 12","key":"BF02106823_CR13","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/2.62091","volume":"23","author":"A. Berlin","year":"1990","unstructured":"A. Berlin and D. Weise, \u201cCompiling Scientific Code Using partial Evaluation,\u201dComputer, Vol. 23, No. 12, pp. 25\u201337, 1990.","journal-title":"Computer"},{"key":"BF02106823_CR14","first-page":"371","volume-title":"Algorithms and Parallel VLSI Architectures II","author":"U. Vehlies","year":"1991","unstructured":"U. Vehlies, \u201cThe Derivation of Dependence Graphs from PASCAL Programs for Array Processor Design,\u201d P. Quinton and Y. Robert (Eds.),Algorithms and Parallel VLSI Architectures II, pp. 371\u2013376, Amsterdam: Elsevier 1991."},{"doi-asserted-by":"crossref","unstructured":"U. Vehlies, \u201cMapping Different Node Types of Dependence Graphs into the same Processing Element,\u201d M. Valero, et al. (Eds.),Proc. Application Specific Array Processors 1991, pp. 72\u201386, 1991.","key":"BF02106823_CR15","DOI":"10.1109\/ASAP.1991.238892"},{"key":"BF02106823_CR16","volume-title":"VLSI\u2014Array Processors","author":"S.Y. Kung","year":"1988","unstructured":"S.Y. Kung,VLSI\u2014Array Processors, Englewood Cliffs, NJ: Prentice-Hall 1988."},{"unstructured":"A.V. Aho, R. Sethi, and J.D. Ullman,Compilers\u2014Principles, Techniques and Tools, Addision Wesley, 1986.","key":"BF02106823_CR17"},{"key":"BF02106823_CR18","first-page":"1887","volume":"3","author":"A. M\u00fcnzner","year":"1989","unstructured":"A. M\u00fcnzner and P. Pirsch, \u201cBADGE\u2014Building Block Adviser and Generator,\u201dProc. ISCAS, Vol. 3,pp. 1887\u20131890, May 1989.","journal-title":"Proc. ISCAS"},{"unstructured":"A. M\u00fcnzner, \u201cBuilding Block Generation considering the inherent Hierarchy of Arithmetic Operations,\u201dProc. of the IFIP Working Conference on Logic and Architecture Synthesis, pp. 277\u2013286, May 1990.","key":"BF02106823_CR19"},{"key":"BF02106823_CR20","volume-title":"Ph.D. Thesis","author":"A. M\u00fcnzner","year":"1991","unstructured":"A. M\u00fcnzner, \u201cGenerierung von arithmetischen Building-Bl\u00f6cken unter Ber\u00fccksichtigung anwendungsspezifischer Randbedingungen,\u201d Ph.D. Thesis, Universit\u00e4t Hannover, Hannover, Aug. 1991."},{"doi-asserted-by":"crossref","unstructured":"A. M\u00fcnzner, \u201cConverting Combinational Circuits into Pipelined Data Paths,\u201dProc. of the IEEE International Conference on Computer-Aided Design, pp. 368\u2013371, November 1991.","key":"BF02106823_CR21","DOI":"10.1109\/ICCAD.1991.185278"},{"key":"BF02106823_CR22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/0743-7315(88)90030-5","volume":"5","author":"B.W. Wah","year":"1988","unstructured":"B.W. Wah, M. Aboelaze, and W. Shang, \u201cSystematic Design of Buffers in Macropipelines of Systolic Arrays,\u201dJournal of Parallel and Distributed Computing, Vol. 5, pp. 1\u201325, 1988.","journal-title":"Journal of Parallel and Distributed Computing"},{"unstructured":"W.P. Burleson and L.L. Scharf, \u201cInput\/Output Design for VLSI Array Architectures,\u201dProc. of VLSI'91, A. Halaas and P.B. Denyer (Eds.), Edinburgh, Scotland, Aug. 1991, pp. 357\u2013366.","key":"BF02106823_CR23"},{"doi-asserted-by":"crossref","unstructured":"J. Decaluwe, J.M. Rabaey, J.L. Van Meerbergen, and H.J. De Man, \u201cInterprocessor Communication in Synchronous Multiprocessor Digital Signal Processing Chips,\u201dIEEE Transactions on Acoustic, Speech, and Signal Processing, Vol. 37, 1989.","key":"BF02106823_CR24","DOI":"10.1109\/29.45530"},{"doi-asserted-by":"crossref","unstructured":"J. Vanhoof, I. Bolsens, G. Goossens, and H. de Man,High-Level Synthesis for Real-Time Digital Signal Processing, Kluwer Academic Press, pp. 59\u2013114, 1993.","key":"BF02106823_CR25","DOI":"10.1007\/978-1-4757-2222-2_3"},{"unstructured":"M. Sch\u00f6nfeld, P. Pirsch, and M. Schwiegershausen, \u201cSynthesis of Intermediate Memories Needed to Handle the Data Supply of Processor Arrays,\u201d W. Rosenstiel (Ed.),Fitfth Int'l ACM & IEEE Workshop on High-Level Synthesis, pp. 21\u201328, Mar. 1991.","key":"BF02106823_CR26"},{"key":"BF02106823_CR27","doi-asserted-by":"crossref","first-page":"379","DOI":"10.1109\/TCAD.1986.1270207","volume":"5","author":"C.J. Tseng","year":"1986","unstructured":"C.J. Tseng and D.P. Siewiorek, \u201cAutomated Synthesis of Data Paths in Digital Systems,\u201dIEEE Trans. on Comp.-Aided Design, Vol. 5, pp. 379\u2013394, 1986.","journal-title":"IEEE Trans. on Comp.-Aided Design"},{"unstructured":"I. Ahmed and C.Y.R. Chen, \u201cPost-Processor for data path synthesis using multiport memories,\u201dProc ICCAD 87, pp. 266\u2013269, 1987.","key":"BF02106823_CR28"},{"key":"BF02106823_CR29","doi-asserted-by":"crossref","first-page":"1110","DOI":"10.1109\/ISCAS.1990.112310","volume":"2","author":"C.I.H. Chen","year":"1990","unstructured":"C.I.H. Chen and G.E. Sobelmann, \u201cSingleport\/Multiport Memory Synthesis in Data Path Design,\u201dInt'l Symposium on Circuits and Systems, New Orleans, Louisiana, Vol. 2, pp. 1110\u20131113, 1990.","journal-title":"Int'l Symposium on Circuits and Systems, New Orleans, Louisiana"},{"doi-asserted-by":"crossref","unstructured":"F.J. Kurdahi and A. Parker, \u201cREAL: a program for register allocation,\u201d24th Design Automation Conference, pp. 210\u2013215, 1987.","key":"BF02106823_CR30","DOI":"10.1145\/37888.37920"},{"key":"BF02106823_CR31","first-page":"365","volume-title":"Algorithms and Parallel VLSI Architectures II","author":"M. Sch\u00f6nfeld","year":"1991","unstructured":"M. Sch\u00f6nfeld, P. Pirsch, and M. Schwiegershausen, \u201cSynthesis of Intermediate Memories for the Data Supply to Array Processors,\u201d P. Quinton and Y. Robert (Eds.),Algorithms and Parallel VLSI Architectures II, pp. 365\u2013370, Amsterdam: Elsevier, 1991."},{"unstructured":"M. Sch\u00f6nfeld, M. Schwiegershausen, and P. Pirsch, \u201cSynthesis of intermediate memories for the data supply to processor arrays,\u201dProc. of the Int'l Conference on VLSI'91, A. Halaas and P.B. Denyer (Eds.), pp. 297\u2013306, Edinburg, Scotland.","key":"BF02106823_CR32"},{"key":"BF02106823_CR33","volume-title":"Error Coding for Arithmetic Processors","author":"Thammavarapu R.N. Rao","year":"1974","unstructured":"Thammavarapu R.N. Rao, \u201cError Coding for Arithmetic Processors, New York: Academic Press, 1974."},{"doi-asserted-by":"crossref","unstructured":"Jens Franzen, \u201cDesign of Run-Time Fault-Tolerant Arrays of Self-Checking Processing Elements,\u201dProc. Intl. Conf. on Application Specific Array Processors, pp. 168\u2013179, 1990.","key":"BF02106823_CR34","DOI":"10.1109\/ASAP.1990.145453"},{"doi-asserted-by":"crossref","unstructured":"Jens Franzen, \u201cA Design Method for On-Line Reconfigurable Array Processors,\u201dProc. Intl. Conf. on Application Specific Array Processors, pp. 387\u2013401, 1991.","key":"BF02106823_CR35","DOI":"10.1109\/ASAP.1991.238907"},{"doi-asserted-by":"crossref","unstructured":"D.M. Grant and P.B. Denyer, \u201cMemory, Control, and Communications Synthesis for Scheduled Algorithms,\u201dProc. of 27th ACM\/IEEE Design Automation Conference, pp. 162\u2013167, 1990.","key":"BF02106823_CR36","DOI":"10.1145\/123186.123246"},{"key":"BF02106823_CR37","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/PROC.1986.13533","volume":"74","author":"Mariagiovanna Sami","year":"1986","unstructured":"Mariagiovanna Sami and Renato Stefanelli, \u201cReconfigurable Architectures for VLSI Processing Arrays,\u201dProceedings of the IEEE, Vol. 74, pp. 712\u2013722, 1986.","journal-title":"Proceedings of the IEEE"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02106823.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02106823\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02106823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T01:51:05Z","timestamp":1735955465000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02106823"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,10]]},"references-count":37,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1995,10]]}},"alternative-id":["BF02106823"],"URL":"https:\/\/doi.org\/10.1007\/bf02106823","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1995,10]]}}}