{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T01:40:02Z","timestamp":1736300402691,"version":"3.32.0"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1996,4,1]],"date-time":"1996-04-01T00:00:00Z","timestamp":828316800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[1996,4]]},"DOI":"10.1007\/bf02341823","type":"journal-article","created":{"date-parts":[[2006,3,15]],"date-time":"2006-03-15T05:40:28Z","timestamp":1142401228000},"page":"179-201","source":"Crossref","is-referenced-by-count":0,"title":["Monitoring machine based synthesis technique for concurrent error detection in finite state machines"],"prefix":"10.1007","volume":"8","author":[{"given":"R. A.","family":"Parekhji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Venkatesh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. D.","family":"Sherlekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF02341823_CR1","volume-title":"Test Generation for VLSI Chips","author":"V.D. Agrawal","year":"1988","unstructured":"V.D. Agrawal and S.C. Seth,Test Generation for VLSI Chips, IEEE Computer Society Press, Los Alamitos, CA, 1988."},{"key":"BF02341823_CR2","volume-title":"Error Detection Circuits","author":"M. Goessel","year":"1993","unstructured":"M. Goessel and S. Graf,Error Detection Circuits, McGraw Hill Book Co., Berkshire, England, 1993."},{"issue":"No. 9","key":"BF02341823_CR3","doi-asserted-by":"crossref","first-page":"1099","DOI":"10.1109\/12.2260","volume":"Vol. 37","author":"G.L. Craig","year":"1988","unstructured":"G.L. Craig, C.R. Kime, and K.K. Saluja, \u201cTest Scheduling and Control for VLSI Built-in Self-Test,\u201dIEEE Trans. on Computers, Vol. 37, No. 9, pp. 1099\u20131109, September 1988.","journal-title":"IEEE Trans. on Computers"},{"issue":"No. 1","key":"BF02341823_CR4","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TC.1982.1675879","volume":"Vol. 31","author":"T.W. Williams","year":"1982","unstructured":"T.W. Williams and K.A. Parker, \u201cDesign for Testability\u2014A Survey,\u201dIEEE Trans. on Computers, Vol. 31, No. 1, pp. 2\u201314, January 1982.","journal-title":"IEEE Trans. on Computers"},{"issue":"No. 2","key":"BF02341823_CR5","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/12.2145","volume":"Vol. 37","author":"A. Mahmood","year":"1988","unstructured":"A. Mahmood and E.J. McCluskey, \u201cConcurrent Error Detection Using Watchdog Processors\u2014A Survey,\u201dIEEE Trans. on Computers, Vol. 37, No. 2, pp. 160\u2013174, February 1988.","journal-title":"IEEE Trans. on Computers"},{"issue":"No. 4","key":"BF02341823_CR6","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/12.54835","volume":"Vol. 39","author":"R. Leveugle","year":"1990","unstructured":"R. Leveugle and G. Saucier, \u201cOptimised Synthesis of Concurrently Checked Controllers,\u201dIEEE Trans. on Computers, Vol. 39, No. 4, pp. 419\u2013425, April 1990.","journal-title":"IEEE Trans. on Computers"},{"key":"BF02341823_CR7","doi-asserted-by":"crossref","unstructured":"S.H. Robinson and J.P. Shen, \u201cDirect Methods for Synthesis of Self-Monitoring State Machines,\u201dProc. 22nd IEEE Fault Tolerant Computing Symp., 1992, pp. 306\u2013315.","DOI":"10.1109\/FTCS.1992.243570"},{"issue":"No. 9","key":"BF02341823_CR8","doi-asserted-by":"crossref","first-page":"810","DOI":"10.1109\/TC.1985.1676637","volume":"Vol. 34","author":"V.S. Iyengar","year":"1985","unstructured":"V.S. Iyengar and L.L. Kinney, \u201cConcurrent Fault Detection in Microprogrammed Control Units,\u201dIEEE Trans. on Computers, Vol. 34, No. 9, pp. 810\u2013821, September 1985.","journal-title":"IEEE Trans. on Computers"},{"key":"BF02341823_CR9","doi-asserted-by":"crossref","unstructured":"L.P. Holmquist and L.L. Kinney, \u201cError Detection with Latency in Sequential Circuits,\u201dProc. Intl. Test Conf., 1988, pp. 926\u2013933.","DOI":"10.1109\/TEST.1988.207881"},{"key":"BF02341823_CR10","doi-asserted-by":"crossref","unstructured":"S. Devadas, H-K.T. Ma, A.R. Newton, and A. S-Vincentelli, \u201cSynthesis and Optimisation Procedures for Fully and Easily Testable Sequential Machines,\u201dProc. IEEE Intl. Test Conf., 1988, pp. 621\u2013630.","DOI":"10.1109\/TEST.1988.207845"},{"key":"BF02341823_CR11","doi-asserted-by":"crossref","unstructured":"S. Devadas, \u201cDelay Test Generation for Synchronous Sequential Circuits,\u201dProc. IEEE Intl. Test Conf., 1989, pp. 144\u2013152.","DOI":"10.1109\/TEST.1989.82288"},{"key":"BF02341823_CR12","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1007\/BF00938685","volume":"Vol. 1","author":"V.D. Agrawal","year":"1990","unstructured":"V.D. Agrawal and K-T. Cheng, \u201cFinite State Machine Synthesis with Embedded Test Function,\u201dJournal of Electronic Testing: Theory and Applications, Vol. 1, pp. 221\u2013228, 1990.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"BF02341823_CR13","doi-asserted-by":"crossref","unstructured":"B. Eschermann, \u201cEnhancing On-Line Testability During Synthesis,\u201dJournal of Electronic Testing: Theory and Applications, Kluwer Academic Publ., Vol. 4, pp. 105\u2013116, 1993.","DOI":"10.1007\/BF00971943"},{"key":"BF02341823_CR14","volume-title":"Proc. IEEE Intl. Workshop on Defect and Fault Tolerance in VLSI Systems, October 1994","author":"R. Leveugle","year":"1994","unstructured":"R. Leveugle, R. Rochet, and G. Saucier, \u201cAlternative Approaches to Fault Detection in FSMs,\u201dProc. IEEE Intl. Workshop on Defect and Fault Tolerance in VLSI Systems, October 1994, IEEE Computer Society Press, Los Alamitos, California, 1994."},{"key":"BF02341823_CR15","volume-title":"Error Detecting Codes, Self-Checking Circuits and Applications","author":"J. Wakerly","year":"1978","unstructured":"J. Wakerly,Error Detecting Codes, Self-Checking Circuits and Applications, Elsevier North Holland, Inc., New York, 1978."},{"issue":"No. 9","key":"BF02341823_CR16","doi-asserted-by":"crossref","first-page":"1121","DOI":"10.1109\/TC.1987.5009545","volume":"Vol. 36","author":"T. Nanya","year":"1987","unstructured":"T. Nanya and T. Kawamura, \u201cA Note on Strongly Fault-Secure Sequential Circuits,\u201dIEEE Trans. on Computers, Vol. 36, No. 9, pp. 1121\u20131123, September 1987.","journal-title":"IEEE Trans. on Computers"},{"issue":"No. 2","key":"BF02341823_CR17","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/43.21834","volume":"Vol. 8","author":"R. Amann","year":"1989","unstructured":"R. Amann and U.G. Baitinger, \u201cOptimal State Chains and State Codes in Finite State Machines,\u201dIEEE Trans. on CAD, Vol. 8, No. 2, pp. 153\u2013170, February 1989.","journal-title":"IEEE Trans. on CAD"},{"key":"BF02341823_CR18","doi-asserted-by":"crossref","unstructured":"R.A. Parekhji, G. Venkatesh, and S.D. Sherlekar, \u201cA Methodology for Designing Optimal Self-checking Sequential Circuits,\u201dProc. IEEE Intl. Test Conf., 1991, pp. 283\u2013291.","DOI":"10.1109\/TEST.1991.519520"},{"key":"BF02341823_CR19","volume-title":"Switching and Finite Automata Theory","author":"Z. Kohavi","year":"1978","unstructured":"Z. Kohavi,Switching and Finite Automata Theory, McGraw-Hill, Inc., New York, 1978."},{"key":"BF02341823_CR20","series-title":"Ph.D. Thesis","volume-title":"Design of Monitored Self-checking Sequential Circuits","author":"R.A. Parekhji","year":"1994","unstructured":"R.A. Parekhji,Design of Monitored Self-checking Sequential Circuits, Ph.D. Thesis, Dept. of Computer Science & Engg., Indian Institute of Technology, Bombay, India, 1994."},{"issue":"No. 9","key":"BF02341823_CR21","doi-asserted-by":"crossref","first-page":"905","DOI":"10.1109\/43.59068","volume":"Vol. 9","author":"T. Villa","year":"1990","unstructured":"T. Villa and A.S- Vincentelli, \u201cNOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation,\u201dIEEE Trans. on CAD, Vol. 9, No. 9, pp. 905\u2013924, September 1990.","journal-title":"IEEE Trans. on CAD"},{"issue":"No. 12","key":"BF02341823_CR22","doi-asserted-by":"crossref","first-page":"1290","DOI":"10.1109\/43.16807","volume":"Vol. 7","author":"S. Devadas","year":"1988","unstructured":"S. Devadas, H-K. Ma, A.R. Newton, and A.S- Vincentelli, \u201cMUSTANG: State Assignment of Finite State Machines Targeting Multilevel Logic Implementations,\u201dIEEE Trans. CAD, Vol. 7, No. 12, pp. 1290\u20131300, December 1988.","journal-title":"IEEE Trans. CAD"},{"issue":"No. 3","key":"BF02341823_CR23","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1109\/TCAD.1985.1270123","volume":"Vol. 4","author":"G.D. Micheli","year":"1985","unstructured":"G.D. Micheli, R.K. Brayton, and A. S- Vincentelli, \u201cOptimal State Assignment for Finite State Machines,\u201dIEEE Trans. on CAD, Vol. 4, No. 3, pp. 269\u2013285, July 1985.","journal-title":"IEEE Trans. on CAD"},{"issue":"No. 11","key":"BF02341823_CR24","doi-asserted-by":"crossref","first-page":"1088","DOI":"10.1109\/TCAD.1987.1270349","volume":"Vol. 36","author":"G. Saucier","year":"1987","unstructured":"G. Saucier, M.C. de Paulet, and P. Sicard, \u201cASYL: A Rule-Based System for Controller Synthesis,\u201dIEEE Trans. on Computers, Vol. 36, No. 11, pp. 1088\u20131097, November 1987.","journal-title":"IEEE Trans. on Computers"},{"key":"BF02341823_CR25","series-title":"VLSI 89","volume-title":"Proc. IFIP Intl. Conf. on VLSI, 1989","author":"B. Lin","year":"1990","unstructured":"B. Lin and A.R. Newton, \u201cSynthesis of Multiple Level Logic from Symbolic High-Level Description Languages,\u201dProc. IFIP Intl. Conf. on VLSI, 1989, in G. Musgrave and U. Lauther, (Eds.),VLSI 89, Elsevier Science Publ., North Holland, New York, 1990."},{"issue":"No. 1","key":"BF02341823_CR26","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/43.62789","volume":"Vol. 10","author":"X. Du","year":"1991","unstructured":"X. Du, G. Hachtel, B. Lin, and A.R. Newton, \u201cMUSE: A MUltilevel Symbolic Encoding Algorithm for State Assignment,\u201dIEEE Trans. on CAD, Vol. 10, No. 1, pp. 28\u201338, January 1991.","journal-title":"IEEE Trans. on CAD"},{"issue":"No. 3","key":"BF02341823_CR27","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MDT.1995.466370","volume":"Vol. 12","author":"R.A. Parekhji","year":"1995","unstructured":"R.A. Parekhji, G. Venkatesh, and S.D. Sherlekar, \u201cConcurrent Error Detection Using Monitoring Machines,\u201dIEEE Design & Test of Computers, Vol. 12, No. 3, pp. 24\u201332, September 1995.","journal-title":"IEEE Design & Test of Computers"},{"key":"BF02341823_CR28","unstructured":"Logic Synthesis and Optimization Benchmarks, MCNC Intl. Workshop on Logic Synthesis, Microelectronics Center of North Carolina, USA, 1991."},{"issue":"No. 6","key":"BF02341823_CR29","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","volume":"Vol. 6","author":"R.K. Brayton","year":"1987","unstructured":"R.K. Brayton, R. Rudell, A.S- Vincentelli, and A.R. Wang, \u201cMIS: A Multiple-Level Logic Optimization System,\u201dIEEE Trans. on CAD, Vol. 6, No. 6, pp. 1062\u20131081, November 1987.","journal-title":"IEEE Trans. on CAD"}],"container-title":["Journal of Electronic Testing: Theory and Applications (JETTA)"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02341823.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02341823\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02341823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T01:06:24Z","timestamp":1736298384000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02341823"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,4]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1996,4]]}},"alternative-id":["BF02341823"],"URL":"https:\/\/doi.org\/10.1007\/bf02341823","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"type":"print","value":"0923-8174"},{"type":"electronic","value":"1573-0727"}],"subject":[],"published":{"date-parts":[[1996,4]]}}}