{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T23:40:03Z","timestamp":1736379603255,"version":"3.32.0"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[1995,1,1]],"date-time":"1995-01-01T00:00:00Z","timestamp":788918400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of VLSI Signal Processing"],"published-print":{"date-parts":[[1995,1]]},"DOI":"10.1007\/bf02406473","type":"journal-article","created":{"date-parts":[[2006,5,12]],"date-time":"2006-05-12T02:04:18Z","timestamp":1147399458000},"page":"105-119","source":"Crossref","is-referenced-by-count":4,"title":["Strategies for design automation of high speed digital filters"],"prefix":"10.1007","volume":"9","author":[{"given":"Phillip","family":"Duncan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Kindsfater","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lynette","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Jain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1995,1,1]]},"reference":[{"key":"BF02406473_CR1","doi-asserted-by":"crossref","unstructured":"M. Hatamian and S. Rao, \u201cA 100 MHz 40-tap programmable FIR filter chip,\u201dProc. IEEE Int. Symp. Circuits and Systems, 1990, pp. 3053\u20133056.","DOI":"10.1109\/ISCAS.1990.112656"},{"key":"BF02406473_CR2","doi-asserted-by":"crossref","first-page":"1278","DOI":"10.1109\/4.84945","volume":"26","author":"T. Lin","year":"1991","unstructured":"T. Lin and H. Samueli, \u201cA 200-MHz CMOSx\/sin(x) Digital Filter for Compensating D\/A Converter Frequency Response Distortion,\u201dIEEE J. Solid-State Circuits, vol. 26, pp. 1278\u20131285, Sept. 1991.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"BF02406473_CR3","doi-asserted-by":"crossref","unstructured":"F. Lu and H. Samueli, \u201cA Reconfigurable Decision-Feedback Equalizer Chip Set Architecture for High Bit-Rate QAM Digital Modems,\u201dProc. ICASSP 1991, pp. 1185\u20131188.","DOI":"10.1109\/ICASSP.1991.150591"},{"key":"BF02406473_CR4","doi-asserted-by":"crossref","unstructured":"T. Noll and S. Meier, \u201cA 40 MHz programmable semi-systolic transversal filter,\u201dISSCC Digest of Technical Papers, Feb. 1986, pp. 180\u2013181.","DOI":"10.1109\/ISSCC.1987.1157074"},{"key":"BF02406473_CR5","doi-asserted-by":"crossref","first-page":"1970","DOI":"10.1109\/4.104191","volume":"26","author":"B. Wong","year":"1991","unstructured":"B. Wong and H. Samueli, \u201cA 200-MHz All-Digital QAM Modulator and Demodulator in 1.2\u03bcm CMOS for Digital Radio Applications,\u201dIEEE Journal of Solid-State Circuits, vol. 26, pp. 1970\u20131979, Dec. 1991.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"BF02406473_CR6","unstructured":"K. Parhi and M. Hatamian, \u201cA High Sample Rate Digital Filter Chip,\u201dVLSI Signal Processing II, IEEE Press, 1988, pp. 3\u201314."},{"key":"BF02406473_CR7","doi-asserted-by":"crossref","unstructured":"S. Hang and R. Jain, \u201cDecimation Filter Compiler for Oversampling A\/D Applications,\u201dProc. ICASSP 1992.","DOI":"10.1109\/ICASSP.1992.226564"},{"key":"BF02406473_CR8","doi-asserted-by":"crossref","unstructured":"R. Hawley, T. Lin and H. Samueli, \u201cA 200-MHz Double-Sideband to Single-Sideband Converter in 1-\u03bcm CMOS Generated by Silicon Compiler,\u201dVLSI Circuits Symposium, June 1992, pp. 72\u201373.","DOI":"10.1109\/VLSIC.1992.229283"},{"key":"BF02406473_CR9","doi-asserted-by":"crossref","unstructured":"P. Jain, R. Yang and T. Yoshino, \u201cFIRGEN: A Computer-Aided Design System for High Performance FIR Integrated Circuits,\u201dIEEE Trans. on Signal Processing, vol. 39, no. 7, pp. 1655\u20131658.","DOI":"10.1109\/78.134402"},{"key":"BF02406473_CR10","doi-asserted-by":"crossref","unstructured":"J. Laskowski and H. Samueli, \u201cA 150-MHz 43-tap Half-Band FIR Digital Filter in 1.2-\u03bcm CMOS Generated by Silicon Compiler,\u201dProc. Custom Integrated Circuits Conference, 1992.","DOI":"10.1109\/CICC.1992.591284"},{"key":"BF02406473_CR11","unstructured":"L. Liu, R. Jain and T. Yoshino, \u201cA 23.8 MHz 73-dB Attenuation Recursive Digital Filter IC,\u201dIEEE Custom Integrated Circuits Conference, May 1992."},{"key":"BF02406473_CR12","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"R. Brayton","year":"1984","unstructured":"R. Brayton et al., Logic Minimization Algorithms for VLSI Synthesis, Boston, Kluwer Academic, 1984."},{"key":"BF02406473_CR13","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","volume":"CAD-6","author":"R. Brayton","year":"1987","unstructured":"R. Brayton et al, \u201cMIS: A multiple-level logic optimization system,\u201dIEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1062\u20131081, Nov, 1987.","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"BF02406473_CR14","doi-asserted-by":"crossref","unstructured":"L. Lavagno et al., \u201cMIS-MV: Optimization of multi-level logic with multiple-valued inputs,\u201dProc. Int. Conf. Computer-Aided Design, Nov. 1990, pp. 560\u2013563.","DOI":"10.1109\/ICCAD.1990.129981"},{"key":"BF02406473_CR15","volume-title":"VLSI Design of Digital Systems, Proc. IFIP TC 10\/WG 10.5 Int. Conf. on Very large Scale Integration","author":"A. R. Newton","year":"1986","unstructured":"A. R. Newton, \u201cTechniques for logic synthesis,\u201dVLSI Design of Digital Systems, Proc. IFIP TC 10\/WG 10.5 Int. Conf. on Very large Scale Integration. (Tokyo, Japan, 1985), E. Horbst, Ed. Amsterdam, The Netherlands: North Holland, 1986."},{"key":"BF02406473_CR16","unstructured":"R. Rudell and A. Sangiovanni-Vincentelli, \u201cESPRESSO-MV: Algorithms for multiple-valued logic minimization,\u201dProc. 1985 Custom Integrated Circuits Conf., Portland, OR, May 1985."},{"key":"BF02406473_CR17","unstructured":"J. Rabaey et al., \u201cCATHEDRAL-II: A Synthesis System for Multiprocessor DSP Systems,\u201dSilicon Compilation, Addison-Wesley, Dec. 1987."},{"key":"BF02406473_CR18","doi-asserted-by":"crossref","unstructured":"A Parker et al., \u201cMAHA: A Program for Datapath Synthesis,\u201dProc. 23rd Design Automation Conference, June, 1986.","DOI":"10.1145\/318013.318087"},{"key":"BF02406473_CR19","doi-asserted-by":"crossref","unstructured":"N. Park and A. Parker, \u201cSehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications,\u201dIEEE Trans. Computer Aided Design, vol. CAD-7, Mar, 1988.","DOI":"10.1109\/43.3169"},{"key":"BF02406473_CR20","doi-asserted-by":"crossref","unstructured":"C. Chu et al., \u201cHYPER: An Interactive Synthesis Environment for High Performance Real Time Applications,\u201dProc. IEEE ICCD Conf., Nov. 1989.","DOI":"10.1109\/ICCD.1989.63403"},{"key":"BF02406473_CR21","doi-asserted-by":"crossref","first-page":"431","DOI":"10.1109\/43.29596","volume":"8","author":"B. Haroun","year":"1989","unstructured":"B. Haroun and M. Elmasry, \u201cArchitectural Synthesis for DSP Silicon Compilers,\u201dIEEE Trans. on CAD, vol. 8, pp. 431\u2013447, 1989.","journal-title":"IEEE Trans. on CAD"},{"key":"BF02406473_CR22","doi-asserted-by":"crossref","unstructured":"P. Duncan et al., \u201cHi-PASS: A Computer-Aided Synthesis System for Maximally Parallel Digital Signal Processing ASICs,\u201dProc. ICASSP 1992, pp. 605\u2013608.","DOI":"10.1109\/ICASSP.1992.226547"},{"key":"BF02406473_CR23","doi-asserted-by":"crossref","unstructured":"J. Darringer et al., \u201cLogic Synthesis through Local Transformations,\u201dIBM Jour. of Research and Development, July 1981.","DOI":"10.1147\/rd.254.0272"},{"key":"BF02406473_CR24","doi-asserted-by":"crossref","unstructured":"A de Geus and W. Cohen, \u201cA Rule-Based System for Optimizing Combinational Logic,\u201dIEEE Design and Test of Computers, August 1985.","DOI":"10.1109\/MDT.1985.294719"},{"key":"BF02406473_CR25","doi-asserted-by":"crossref","unstructured":"R. Jain et al., \u201cCustom Design of a VLSI 10 PCM-FDM Transmultiplier from System Specifications to Circuit Layout Using a Computer-Aided Design System,\u201dJour. Solid-State Circuits, vol. SC-21, no. 1, pp. 73\u201385.","DOI":"10.1109\/JSSC.1986.1052484"},{"key":"BF02406473_CR26","unstructured":"M. Potkonjak and J. Rabaey, \u201cOptimizing Resource Utilization Using Transformations,\u201dIEEE ICCAD-91."},{"key":"BF02406473_CR27","unstructured":"J. Laskowski,A Silicon Compiler for Linear-Phase FIR Digital Filters, M.S. Thesis, UCLA 1991."},{"issue":"no. 1","key":"BF02406473_CR28","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C. E. Leiserson","year":"1991","unstructured":"C. E. Leiserson and J. Saxe, \u201cRetiming Synchronous Circuitry,\u201dAlgorithmica, vol. 6, no. 1, pp. 5\u201335, 1991.","journal-title":"Algorithmica"},{"key":"BF02406473_CR29","doi-asserted-by":"crossref","unstructured":"S. Note et al., \u201cCombined Hardware Selection and Pipelining in High Performance Data-Path Design,\u201dProc. IEEE ICCD, Sept. 1990.","DOI":"10.1109\/ICCD.1990.130241"},{"key":"BF02406473_CR30","unstructured":"M. Potkonjak and J. Rabaey, \u201cRetiming for Scheduling,\u201dVLSI Signal Processing IV, 1990."},{"key":"BF02406473_CR31","doi-asserted-by":"crossref","unstructured":"K. Kindsfater, \u201cComputer-Aided Design of High Data-Rate QAM Modem Circuits,\u201d submitted toIEEE International Conf. on Communications, May 1993.","DOI":"10.1109\/ICC.1993.397257"},{"key":"BF02406473_CR32","doi-asserted-by":"crossref","unstructured":"C. Sechen and A. Sangiovanni-Vincentelli, \u201cThe TimberWolf Placement and Routing Package,\u201dIEEE Jour. of Solid State Circuits, April 1985.","DOI":"10.1109\/JSSC.1985.1052337"},{"key":"BF02406473_CR33","doi-asserted-by":"crossref","unstructured":"C. Sechen, \u201cChip-Planning, Placement, and Global Routing of Macro\/Custom Cell Integrated Circuits Using Simulated Annealing,\u201dProc. 25th Design Automation Conf., 1988, pp. 73\u201380.","DOI":"10.1109\/DAC.1988.14737"},{"issue":"no. 4598","key":"BF02406473_CR34","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"S. Kirkpatrick et al., \u201cOptimization by Simulated Annealing,\u201d Science, vol. 220, no. 4598, pp. 671\u2013680, 1983.","journal-title":"Science"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02406473.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02406473\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02406473","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T22:58:51Z","timestamp":1736377131000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02406473"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,1]]},"references-count":34,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[1995,1]]}},"alternative-id":["BF02406473"],"URL":"https:\/\/doi.org\/10.1007\/bf02406473","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[1995,1]]}}}