{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:47:12Z","timestamp":1748335632221},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[1997,10,1]],"date-time":"1997-10-01T00:00:00Z","timestamp":875664000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[1997,10]]},"DOI":"10.1007\/bf02699883","type":"journal-article","created":{"date-parts":[[2007,9,18]],"date-time":"2007-09-18T05:00:56Z","timestamp":1190091656000},"page":"363-383","source":"Crossref","is-referenced-by-count":17,"title":["Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution"],"prefix":"10.1007","volume":"25","author":[{"given":"St\u00e9phan","family":"Jourdan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jared","family":"Stark","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tse-Hao","family":"Hsing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF02699883_CR1","unstructured":"M. G. Butler, Aggressive Execution Engines for Surpassing Single Basic Block Execution, Ph.D. Thesis, University of Michigan, 1993."},{"key":"BF02699883_CR2","unstructured":"J. Pierce and T. Mudge, The Effect of Speculative Execution on Cache Performance,Proc. Int\u2019l Parallel Processing Symp. (April 1994)."},{"key":"BF02699883_CR3","unstructured":"J. Pierce and T. Mudge, Wrong-Path Instruction Prefetching,Proc. 29th Ann. ACM\/IEEE Int\u2019l Symp. Microarchitecture (December 1996)."},{"key":"BF02699883_CR4","unstructured":"M. G. Butler and Y. N. Patt, An Investigation of the Performance of Various Dynamic Scheduling Techniques,Proc. 25th Ann. ACM\/IEEE Int\u2019l Symp. Microarchitecture, (December 1992)."},{"key":"BF02699883_CR5","doi-asserted-by":"crossref","unstructured":"T. Yeh and Y. N. Patt, Alternative Implementations of Two-Level Adaptive Branch Prediction,Proc. 19th Ann. Symp. on Computer Architecture (May 1992).","DOI":"10.1145\/139669.139709"},{"key":"BF02699883_CR6","unstructured":"T. Yeh, Two-Level Adaptive Branch Prediction and Instruction Fetch Mechanisms for High Performance Superscalar Processors, Ph.D. Thesis, University of Michigan (1993)."},{"key":"BF02699883_CR7","unstructured":"M. Johnson, Superscalar Microprocessor Design, Prentice-Hall (1991)."},{"key":"BF02699883_CR8","doi-asserted-by":"crossref","unstructured":"A. R. Talcott, W. Yamamoto, M. J. Serrano, R. C. Wood, and M. Nemirovsky, The Impact of Unresolved Branches on Branch Prediction Scheme Performance,Proc. 21st Ann. Int\u2019l Symp. Computer Architecture (April 1994).","DOI":"10.1145\/192007.192013"},{"key":"BF02699883_CR9","doi-asserted-by":"crossref","unstructured":"E. Hao, P-Y Chang, and Y. N. Patt, The effect of Speculatively Updating Branch History on Branch Prediction Accuracy, Revisited,Proc. 27th Ann. Int\u2019l Symp. Microarchitecture (November 1994).","DOI":"10.1145\/192724.192756"},{"key":"BF02699883_CR10","doi-asserted-by":"crossref","unstructured":"Y. N. Patt, W. Hwu, and M. Shebanow, HPS, A New Microarchitecture: Rationale and Introduction,Proc. 18th Ann. Workshop on Microprogramming (December 1985).","DOI":"10.1145\/18927.18916"},{"key":"BF02699883_CR11","unstructured":"L. Gwennap, Intel\u2019s P6 Uses Decoupled Superscalar Design,Microprocessor Report, Vol. 9 No. 2, 1995."},{"key":"BF02699883_CR12","unstructured":"S. Ewedemi, D. Todd, and J. Yen, Design Issues of the High Performance PowerPC 620 Microprocessor, Somerset Design Center (December 1994)."},{"key":"BF02699883_CR13","doi-asserted-by":"crossref","unstructured":"L. Gwennap, Digital 21264 Sets New Standard,Microprocessor Report, Vol. 10, No. 14 (1996).","DOI":"10.7748\/ns.10.16.14.s24"},{"key":"BF02699883_CR14","doi-asserted-by":"crossref","unstructured":"R. M. Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units,IBM J. Res. Develop., Vol. 11 (January 1967).","DOI":"10.1147\/rd.111.0025"},{"key":"BF02699883_CR15","doi-asserted-by":"crossref","unstructured":"W. Hwu and Y. N. Patt, Checkpoint Repair for Out-of-Order Execution Machines,IEEE Trans. Comp. (December 1987).","DOI":"10.1145\/30350.30353"},{"key":"BF02699883_CR16","unstructured":"M. G. Butler and Y. N. Patt, An Area-Efficient Register Alias Table For Implementing HPS,Proc. Int\u2019l Conf. Parallel Processing (1990)."},{"key":"BF02699883_CR17","unstructured":"S. McFarling, Combining Branch Predictors, Technical Report TN-36, Digital Western Research Laboratory (June 1993)."},{"key":"BF02699883_CR18","unstructured":"J. E. Smith and A. R. Pleszkun, Implementation of Precise Interrupts in Pipelined Processors,Proc. 12th Ann. Int\u2019l Symp. Computer Architecture (June 1989)."},{"key":"BF02699883_CR19","doi-asserted-by":"crossref","unstructured":"M. G. Butler and Y. N. Patt, A Comparative Performance Evaluation of Various State Maintenance Mechanisms,Proc. 26th Ann. ACM\/IEEE Int\u2019l Symp. Microarchitecture (December 1993).","DOI":"10.1109\/MICRO.1993.282743"},{"key":"BF02699883_CR20","doi-asserted-by":"crossref","unstructured":"S. Jourdan, P. Sainrat, and D. Litaize, Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor,Proc. 22nd Ann. Symp. Computer Architecture (June 1995).","DOI":"10.1145\/223982.224366"},{"key":"BF02699883_CR21","doi-asserted-by":"crossref","unstructured":"S. Simone, A. Essen, A. Ike, A. Krishnamoorthy, N. Patker, M. Ramaswami, and V. Thirumalaiswamy, Implementation Trade-offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor,Proc. 22nd Ann. Int\u2019l Symp. Computer Architecture (June 1995).","DOI":"10.1145\/223982.224411"}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02699883.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02699883\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02699883","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,18]],"date-time":"2019-05-18T23:37:11Z","timestamp":1558222631000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02699883"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,10]]},"references-count":21,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1997,10]]}},"alternative-id":["BF02699883"],"URL":"https:\/\/doi.org\/10.1007\/bf02699883","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[1997,10]]}}}