{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T02:31:34Z","timestamp":1776133894187,"version":"3.50.1"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[1997,6,1]],"date-time":"1997-06-01T00:00:00Z","timestamp":865123200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Parallel Prog"],"published-print":{"date-parts":[[1997,6]]},"DOI":"10.1007\/bf02700035","type":"journal-article","created":{"date-parts":[[2007,9,18]],"date-time":"2007-09-18T05:18:28Z","timestamp":1190092708000},"page":"183-212","source":"Crossref","is-referenced-by-count":29,"title":["The M-machine multicomputer"],"prefix":"10.1007","volume":"25","author":[{"given":"Marco","family":"Fillo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicholas P.","family":"Carter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yevgeny","family":"Gurevich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Whay S.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF02700035_CR1","doi-asserted-by":"crossref","unstructured":"J. L. Hennessy and N. P. Jouppi, Computer Technology and Architecture: An Evolving Interaction.Computer, pp. 18\u201329 (September 1991).","DOI":"10.1109\/2.84896"},{"key":"BF02700035_CR2","volume-title":"Introduction to VLSI Systems","author":"C. A. Mead","year":"1980","unstructured":"C. A. Mead, L. A. Conway,Introduction to VLSI Systems. Addison-Wesley, Reading, Massachusetts, (1980)."},{"key":"BF02700035_CR3","unstructured":"L. Gwennap, New MIPS Chip Targets Windows NT Boxes.Microprocessor Report (November 18, 1992)."},{"key":"BF02700035_CR4","doi-asserted-by":"crossref","unstructured":"S. W. Keckler, and W. J. Dally, Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism.Proc. 19th Int\u2019l. Symp. Computer Archit., Queensland, Australia, ACM, pp. 202\u2013213 (May 1992).","DOI":"10.1145\/139669.139728"},{"key":"BF02700035_CR5","doi-asserted-by":"crossref","unstructured":"N. P. Carter, S. W. Keckler, and W. J. Dally, Hardware Support for Fast Capability-Based Addressing.Proc. Sixth Int\u2019l. Conf. on Archit. Support Progr. Lang. Oper. Syst. (ASPLO VI), Association for Computing Machinery Press, pp. 319\u2013327 (October 1994).","DOI":"10.1145\/195473.195579"},{"key":"BF02700035_CR6","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R. Tomasulo","year":"1967","unstructured":"R. Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units.IBM J. 11, 25\u201333 (January 1967).","journal-title":"IBM J."},{"key":"BF02700035_CR7","volume-title":"Superscalar Microprocessor Design","author":"W. M. Johnson","year":"1991","unstructured":"W. M. Johnson,Superscalar Microprocessor Design. Prentice Hall, Englewood Cliffs, New Jersey (1991)."},{"key":"BF02700035_CR8","doi-asserted-by":"crossref","unstructured":"R. P. Colwell, W. E. Hall, C. S. Joshi, D. B. Papworth, P. K. Rodman, and J. E. Tornes, Architecture and Implementation of a VLIW Supercomputer.Proc. Supercomputing, IEEE Computer Society Press, pp. 910\u2013919 (November 1990).","DOI":"10.1109\/SUPERC.1990.130118"},{"key":"BF02700035_CR9","doi-asserted-by":"crossref","unstructured":"A. Gupta, and W.-D. Weber, Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results.Proc. 16th Ann. Symp. Computer Archit. IEEE, pp. 273\u2013280 (May 1989).","DOI":"10.1145\/74926.74956"},{"key":"BF02700035_CR10","doi-asserted-by":"crossref","unstructured":"R. H. Halstead, and T. Fujita, MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing.15th Ann. Symp. Computer Archit. IEEE Computer Society, pp. 443\u2013451 (May 1988).","DOI":"10.1109\/ISCA.1988.5255"},{"key":"BF02700035_CR11","first-page":"241","volume-title":"SPIE Vol. 298 Real-Time Signal Processing IV","author":"B. J. Smith","year":"1981","unstructured":"B. J. Smith, Architecture and Applications of the HEP Multiprocessor Computer System.SPIE Vol. 298 Real-Time Signal Processing IV, Denelcor, Inc., Aurora, Colorado, pp. 241\u2013248 (1981)."},{"key":"BF02700035_CR12","doi-asserted-by":"crossref","unstructured":"R. Alversonet al., The Tera Computer System.Proc. Int\u2019l. Conf. Supercomputing, ACM SIGPLAN Computer Architecture News, pp. 1\u20136 (September 1990).","DOI":"10.1145\/255129.255132"},{"key":"BF02700035_CR13","unstructured":"R. S. Nikhil, G. M. Papadopoulos, Arvind, *T: A Multithreaded Massively Parallel Architecture. Computation Structures Group Memo 325-1, Laboratory for Computer Science, Massachusetts Institute of Technology (November 1991)."},{"key":"BF02700035_CR14","unstructured":"H. H. Humet al., A Design Study of the EARTH Multiprocessor.Int\u2019l. Conf. Parallel Archit. and Compilation Techn., pp. 59\u201368 (1995)."},{"key":"BF02700035_CR15","doi-asserted-by":"crossref","unstructured":"S. Sakai, Y. Kodoma, and Y. Yamaguchi, Prototype Implementation of a Highly Parallel Dataflow Machine em-4.Proc. Fifth Int\u2019l. Parallel Processing Symp., IEEE Computer Society, pp. 278\u2013286 (May 1991).","DOI":"10.1109\/IPPS.1991.153792"},{"key":"BF02700035_CR16","doi-asserted-by":"crossref","unstructured":"A. Wolfe, and J. P. Shen, A Variable Instruction Stream Extension to the VLIW Architecture.Proc. Fourth Int\u2019l. Conf. Archit. Support for Progr. Lang. Oper. Syst., ACM Press, pp. 2\u201314 (April 1991).","DOI":"10.1145\/106974.106976"},{"key":"BF02700035_CR17","doi-asserted-by":"crossref","unstructured":"G. S. Sohi, S. E. Breach, and T. Vijaykumar, Multiscalar Processors.Proc. 22nd Int\u2019l. Symp. Computer Archit., pp. 414\u2013425 (May 1995).","DOI":"10.1145\/225830.224451"},{"key":"BF02700035_CR18","doi-asserted-by":"crossref","unstructured":"D. M. Tullsen, S. J. Eggers, and H. M. Levy, Simultaneous Multithreading: Maximizing On-Chip Parallelism.Proc. 22nd Int\u2019l. Symp. Computer Archit., pp. 392\u2013403 (May 1995).","DOI":"10.1145\/223982.224449"},{"key":"BF02700035_CR19","doi-asserted-by":"crossref","unstructured":"M. D. Noakes, D. A. Wallach, and W. J. Dally, The J-Machine Multicomputer: An Architectural Evaluation.Proc. 20th Int\u2019l. Symp. Computer Archit., San Diego, California, IEEE, pp. 224\u2013235 (May 1993).","DOI":"10.1145\/165123.165158"},{"key":"BF02700035_CR20","doi-asserted-by":"crossref","unstructured":"W. J. Dallyet al., The J-Machine: A Fine-Grain Concurrent Computer.Proc. the IFIP Congress G. Ritter, (ed.), North-Holland, pp. 1147\u20131153 (August 1989).","DOI":"10.21236\/ADA211909"},{"key":"BF02700035_CR21","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MDT.1987.295211","volume":"4","author":"P. Agrawal","year":"1987","unstructured":"P. Agrawal, W. Dally, W. Fischer, H. Jagadisch, A. Krishnakumar, and R. Tutundjian, A. Mars, A Multiprocessor-Based Programmable Accelerator.IEEE Design Test 4:28\u201336 (October 1987).","journal-title":"IEEE Design Test"},{"key":"BF02700035_CR22","doi-asserted-by":"crossref","unstructured":"S. Borkaret al., Supporting Systolic and Memory Communication in Iwarp.Proc. 17th Int\u2019l. Symp. Computer Archit., pp. 70\u201381 (May 1990).","DOI":"10.1145\/325096.325116"},{"key":"BF02700035_CR23","unstructured":"G. M. Papadopoulos, G. A. Boughton, R. Grainer, and M. J. Beckerle, *T: Integrated Building Blocks for Parallel Computing.Proc. Supercomputing, IEEE, pp. 624\u2013635 (1993)."},{"key":"BF02700035_CR24","doi-asserted-by":"crossref","unstructured":"D. S. Henry, and C. F. Joerg, A Tightly-Coupled Processor-Network Interface.Fifth Int\u2019l. Conf. Archit. Support for Progr. Lang. Oper. Systems (ASPLOS V), ACM, pp. 111\u2013122 (October 1992).","DOI":"10.1145\/143365.143497"},{"key":"BF02700035_CR25","volume-title":"Cray T3D System Architecture Overview","author":"Cray Research, Inc.","year":"1993","unstructured":"Cray Research, Inc.,Cray T3D System Architecture Overview. Chippewa Falls, Wisconsin (1993)."},{"key":"BF02700035_CR26","unstructured":"G. Pfisteret al., The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture.Proc. Int\u2019l. Conf. Parallel Processing, pp. 764\u2013771 (1985)."},{"key":"BF02700035_CR27","doi-asserted-by":"crossref","unstructured":"J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoniet al., The Stanford FLASH Multiprocessor.Proc. 21st Int\u2019l. Symp. Computer Archit., IEEE, pp. 302\u2013313 (April 1994).","DOI":"10.1145\/192007.192056"},{"key":"BF02700035_CR28","unstructured":"L. K. Ivy, A Shared Virtual Memory System for Parallel Computing.Int\u2019l. Conf. Parallel Processing, pp. 94\u2013101 (1988)."},{"key":"BF02700035_CR29","unstructured":"A. Agarwalet al., The MIT Alewife Machine: A Large-Scale Distributed-Memory Multiprocessor.Scalable Shared Memory Multiprocessor, Kluwer Academic Publishers, (1991)."},{"key":"BF02700035_CR30","doi-asserted-by":"crossref","unstructured":"D. Lenoski, J. Laudon, T. Joe, D. Nakahira, L. Stevens, A. Gupta, and J. Hennessy, The DASH prototype: Implementation and Performance.Proc. 19th Ann. Int\u2019l. Symp. Computer Archit., IEEE, pp. 92\u2013103 (1992).","DOI":"10.1145\/139669.139706"},{"key":"BF02700035_CR31","unstructured":"S. J. Franket al., Multiprocessor Digital Data Processing System. United States Patent No. 5,055,999 (October 8 1991)."},{"issue":"1\/2","key":"BF02700035_CR32","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/BF01205182","volume":"7","author":"P. G. Lowney","year":"1993","unstructured":"P. G. Lowney, S. G. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. S. O\u2019Donnell, and J. C. Ruttenberg, The Multiflow Trace Scheduling Compiler.J. Supercomputing 7(1\/2):51\u2013142 (May 1993).","journal-title":"J. Supercomputing"},{"key":"BF02700035_CR33","unstructured":"A. Zaafrani, H. G. Dietz, and M. O\u2019Keefe, Static Scheduling for Barrier MIMD Architectures.Int\u2019l. Conf. Parallel Processing (1990)."},{"key":"BF02700035_CR34","unstructured":"Y. Gurevich, The M-Machine Operating System. Master of Engineering Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science (September 1995)."}],"container-title":["International Journal of Parallel Programming"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02700035.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02700035\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02700035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T01:23:27Z","timestamp":1737422607000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02700035"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,6]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1997,6]]}},"alternative-id":["BF02700035"],"URL":"https:\/\/doi.org\/10.1007\/bf02700035","relation":{},"ISSN":["0885-7458","1573-7640"],"issn-type":[{"value":"0885-7458","type":"print"},{"value":"1573-7640","type":"electronic"}],"subject":[],"published":{"date-parts":[[1997,6]]}}}