{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T05:30:40Z","timestamp":1738387840686,"version":"3.35.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2004,9,1]],"date-time":"2004-09-01T00:00:00Z","timestamp":1093996800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. & Technol."],"published-print":{"date-parts":[[2004,9]]},"DOI":"10.1007\/bf02945599","type":"journal-article","created":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T08:25:18Z","timestamp":1221207918000},"page":"718-728","source":"Crossref","is-referenced-by-count":3,"title":["Automatic circuit extractor for HDL description using program slicing"],"prefix":"10.1007","volume":"19","author":[{"given":"Tun","family":"Li","sequence":"first","affiliation":[]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Si-Kun","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"BF02945599_CR1","doi-asserted-by":"crossref","unstructured":"Evans Aet al. Functional verification of large ASICs InProc. 35th ACM\/IEEE Design Automation Conference, June 1998, San Francisco, California, pp.650\u2013655.","DOI":"10.1145\/277044.277210"},{"key":"BF02945599_CR2","doi-asserted-by":"crossref","unstructured":"Ho R, Yang O, Horowitz M, Dill D. Architecture validation for processors. InProc. the International Symposium on Computer Architecture, June 1995, Santa Margerita Ligure, Italy, pp.404\u2013413.","DOI":"10.1145\/223982.224450"},{"issue":"1\u20132","key":"BF02945599_CR3","first-page":"67","volume":"16","author":"J Shen","year":"1999","unstructured":"Shen J, Abraham J A. An RTL abstraction technique for processor microarchitecture validation and test generation.J. Electronic Testing: Theory and Application, Feb. 1999, 16(1\u20132): 67\u201381.","journal-title":"J. Electronic Testing: Theory and Application"},{"issue":"1","key":"BF02945599_CR4","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/12.656068","volume":"47","author":"D Moundanos","year":"1998","unstructured":"Moundanos D, Abraham J A, Hoskote Y V. Abstraction techniques for validation coverage analysis and test generation.IEEE Trans. Computers, Jan. 1998, 47(1): 2\u201313.","journal-title":"IEEE Trans. Computers"},{"key":"BF02945599_CR5","doi-asserted-by":"crossref","unstructured":"Wang T-H, Edsall T. Practical FSM analysis for Verilog. InProc. IEEE Int. Verilog HDL Conf. and VHDL Users Forum, Mar. 1998, Santa Clara, CA, pp.52\u201358.","DOI":"10.1109\/IVC.1998.660680"},{"key":"BF02945599_CR6","unstructured":"Cheng S-Tet al. Compiling Verilog into timed finite state machines. InProc. IEEE Int. Verilog HDL Conf., Mar. 1995, Santa Clara, CA, pp.32\u201339."},{"issue":"3","key":"BF02945599_CR7","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/43.594828","volume":"16","author":"Y V Hoskote","year":"1997","unstructured":"Hoskote Y Vet al. Automatic verification of implementations of large circuits against HDL specifications.IEEE Trans. Computer-Aided Design, Mar. 1997, 16(3): 217\u2013228.","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"3","key":"BF02945599_CR8","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/54.867897","volume":"17","author":"Chien-Nan Jimmy Liu","year":"2000","unstructured":"Chien-Nan Jimmy Liu, Jing-Yang Jou. An automatic controller extractor for HDL descriptions at the RTL.IEEE Computer Design & Test, July\u2013September 2000, 17(3): 72\u201377.","journal-title":"IEEE Computer Design & Test"},{"issue":"4","key":"BF02945599_CR9","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/TSE.1984.5010248","volume":"10","author":"M Weiser","year":"1984","unstructured":"Weiser M. Program slicing.IEEE Trans. Software Engineering, July 1984, SE-10(4): 352\u2013357.","journal-title":"IEEE Trans. Software Engineering"},{"key":"BF02945599_CR10","doi-asserted-by":"crossref","unstructured":"Deng Y, Kothari S, Namara Y. Program slice browser. InProc. the Int. Workshop on Program Comprehension, May 2001, Toronto, Canada, pp.50\u201359.","DOI":"10.1109\/WPC.2001.921713"},{"key":"BF02945599_CR11","doi-asserted-by":"crossref","unstructured":"Lyle J R, Gallagher K B. A program decomposition scheme with applications to software modification and testing. InProc. the Hawaii Int. Conf. System Sciences, Jun, 1989, Maui, Hawaii, pp.479\u2013485.","DOI":"10.1109\/HICSS.1989.48029"},{"issue":"8","key":"BF02945599_CR12","doi-asserted-by":"crossref","first-page":"751","DOI":"10.1109\/32.83912","volume":"17","author":"K B Gallagher","year":"1991","unstructured":"Gallagher K B, Lyle J R. Using program slicing in software maintenance.IEEE Trans. Software Engineering, Aug. 1991, 17(8): 751\u2013761.","journal-title":"IEEE Trans. Software Engineering"},{"issue":"4","key":"BF02945599_CR13","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1109\/32.588543","volume":"23","author":"F Lanubile","year":"1997","unstructured":"Lanubile F, Visaggio G. Extracting reusable functions by flow graph-based program slicing.IEEE Trans. Software Engineering, Apr. 1997, 23(4): 246\u2013259.","journal-title":"IEEE Trans. Software Engineering"},{"issue":"12","key":"BF02945599_CR14","first-page":"2585","volume":"81-A","author":"S Ichinose","year":"1998","unstructured":"Ichinose S, Iwaihara M, Yasuura H. Program slicing on VHDL descriptions and its evaluation.IEICE Trans. Fund, Dec. 1998, E81-A(12): 2585\u20132597.","journal-title":"IEICE Trans. Fund"},{"key":"BF02945599_CR15","unstructured":"Clarke E M, Fujita M, Rajan P Set al. Program slicing of hardware description languages. InProc. Conf. Correct Hardware Design and Verification Methods, Sep. 1999, Bad Herrenalb, Germany, pp.298\u2013312."},{"key":"BF02945599_CR16","unstructured":"Vivekananda M Vedula, Jacob A Abraham, Jayanta Bhadra. Program slicing for hierarchical test generation. InProc. the 20th IEEE VLSI Test Symposium (VTS.02), April 28\u2013May 02, 2002, Monterey, California, pp.237\u2013246."},{"key":"BF02945599_CR17","doi-asserted-by":"crossref","unstructured":"Cheng D Iet al. New hybrid methodology for power estimation. InProc. 33rd ACM\/IEEE Design Automation Conf., June 1996, Las Vegas, Nevada, pp.439\u2013444.","DOI":"10.1145\/240518.240602"},{"key":"BF02945599_CR18","unstructured":"IEEE std. 1364\u20132001, Verilog HDL reference manual. IEEE Press, 2001."},{"key":"BF02945599_CR19","unstructured":"http:\/\/www.sun.com\/microelectronics\/communitysource\/picojava. Sun Microsystems. PicoJava technology, 2001."},{"key":"BF02945599_CR20","unstructured":"http:\/\/vlsi.colorado.edu\/~vis\/, 2002."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02945599.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02945599\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02945599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T22:27:54Z","timestamp":1738362474000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02945599"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,9]]},"references-count":20,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2004,9]]}},"alternative-id":["BF02945599"],"URL":"https:\/\/doi.org\/10.1007\/bf02945599","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[2004,9]]}}}