{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T05:28:05Z","timestamp":1738387685239,"version":"3.35.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[1999,3,1]],"date-time":"1999-03-01T00:00:00Z","timestamp":920246400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. & Technol."],"published-print":{"date-parts":[[1999,3]]},"DOI":"10.1007\/bf02946516","type":"journal-article","created":{"date-parts":[[2008,9,5]],"date-time":"2008-09-05T01:26:22Z","timestamp":1220577982000},"page":"97-115","source":"Crossref","is-referenced-by-count":1,"title":["An analytical delay model"],"prefix":"10.1007","volume":"14","author":[{"given":"Yinghua","family":"Min","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongcheng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF02946516_CR1","unstructured":"McCluskey E J. Logic Design Principles. Prentice-Hall, 1986."},{"issue":"4","key":"BF02946516_CR2","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1109\/43.229730","volume":"12","author":"D A Joy","year":"1993","unstructured":"Joy D A, Ciesielski M J. Clock period minimization with wave pipelining.IEEE Trans. CAD, April 1993, 12(4): 461\u2013472.","journal-title":"IEEE Trans. CAD"},{"key":"BF02946516_CR3","doi-asserted-by":"crossref","unstructured":"Gray C T, Liu W, Cavin R K. III, Timing constraints for wave-pipelined systems.IEEE Trans. CAD, August 1994, 13(8).","DOI":"10.1109\/43.298035"},{"key":"BF02946516_CR4","doi-asserted-by":"crossref","unstructured":"Yalcin H, Hayes J P. Hierarchical timing analysis using conditional delays. InProc. ICCAD, USA, Nov. 1995, pp. 371\u2013377.","DOI":"10.1109\/ICCAD.1995.480143"},{"key":"BF02946516_CR5","unstructured":"Kukimoto Yuji, Brayton R K. Hierarchical timing analysis under the XBDD model. InProc. Int. Workshop on Logic Synthesis, USA, May 1997."},{"key":"BF02946516_CR6","doi-asserted-by":"crossref","unstructured":"Lin C J, Reddy S M. On delay testing in logic circuits.IEEE Trans. CAD, Sept. 1987, CAD-6: 694\u2013703.","DOI":"10.1109\/TCAD.1987.1270315"},{"key":"BF02946516_CR7","doi-asserted-by":"crossref","unstructured":"Devadas S, Keutzer K, Malik S. Computation of floating mode delay in combinational circuits: Theory and algorithms.IEEE Trans. CAD, Dec. 1993, 12(12).","DOI":"10.1109\/43.251155"},{"key":"BF02946516_CR8","doi-asserted-by":"crossref","unstructured":"Bhattacharya D, Agraval P, Agrawal V D. Test generation for path delay faults using binary decision diagrams.IEEE Trans. Computers, March 1995, 44(3).","DOI":"10.1109\/12.372035"},{"key":"BF02946516_CR9","doi-asserted-by":"crossref","unstructured":"Cheng K T, Chen H C. Classification and identification of nonrobust untestable path delay faults.IEEE Trans. CAD, Aug., 1996, 15(8).","DOI":"10.1109\/43.511566"},{"key":"BF02946516_CR10","unstructured":"Min Y H. Boolean process \u2014 An analytical approach to circuit representation. InProc. ATS\u201994, Japan, 1994."},{"key":"BF02946516_CR11","unstructured":"Min Y H, Zhou Z, Li Z C. Boolean process \u2014 An analytical approach to circuit representation (II). InProc. ATS\u201995, India, 1995."},{"key":"BF02946516_CR12","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2688-9","volume-title":"Timed Boolean Functions","author":"W K C Lam","year":"1994","unstructured":"Lam W K C, Brayton R K. Timed Boolean Functions. Kluwer Academic Publishers, USA, 1994."},{"key":"BF02946516_CR13","first-page":"9","volume-title":"Redundancy Techniques for Computing Systems","author":"E J McCluskey","year":"1962","unstructured":"McCluskey E J. Iransients in combinational logic circuits. InRedundancy Techniques for Computing Systems, Spartan Book, Washington D. C., 1962, pp. 9\u201346."},{"key":"BF02946516_CR14","doi-asserted-by":"crossref","unstructured":"Brace K S, Rudell R L, Bryant R E. Efficient implementation of a BDD package. In27th ACM\/IEEE DAC, 1990, pp.40\u201345.","DOI":"10.1145\/123186.123222"},{"issue":"3","key":"BF02946516_CR15","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1007\/BF02916600","volume":"40","author":"Y H Min","year":"1997","unstructured":"Min Y H, Li Z C, Zhao Z X. Boolean process.Science in China, Series E, June 1997, 40(3): 250\u2013257.","journal-title":"Science in China, Series E"},{"key":"BF02946516_CR16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-8578-1","volume-title":"A Unified Approach for Timing Verification and Delay Fault Testing","author":"M Sivaraman","year":"1998","unstructured":"Sivaraman M, Strojwas A J. A Unified Approach for Timing Verification and Delay Fault Testing. Kluwer Academic Publishers, USA, 1998."}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02946516.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02946516\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02946516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T20:47:28Z","timestamp":1738356448000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02946516"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999,3]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1999,3]]}},"alternative-id":["BF02946516"],"URL":"https:\/\/doi.org\/10.1007\/bf02946516","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"type":"print","value":"1000-9000"},{"type":"electronic","value":"1860-4749"}],"subject":[],"published":{"date-parts":[[1999,3]]}}}