{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T23:10:40Z","timestamp":1684537840914},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[1996,7,1]],"date-time":"1996-07-01T00:00:00Z","timestamp":836179200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. of Comput. Sci. & Technol."],"published-print":{"date-parts":[[1996,7]]},"DOI":"10.1007\/bf02948484","type":"journal-article","created":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T04:01:53Z","timestamp":1221192113000},"page":"405-415","source":"Crossref","is-referenced-by-count":0,"title":["NONH: A new cache-based coherence protocol for linked list structure DSM system and its performance evaluation"],"prefix":"10.1007","volume":"11","author":[{"given":"Zhiyi","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiubin","family":"Ju","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF02948484_CR1","doi-asserted-by":"crossref","unstructured":"David Chaikenet al. Directory-based cache coherence in large-scale multiprocessor.IEEE Computer, 1990, 23(6).","DOI":"10.1109\/2.55500"},{"key":"BF02948484_CR2","unstructured":"Kai Li, Paul Hudark. Memory coherence in shared virtual memory system.ACM Trans. on Computer Systems 1989, 24(8)."},{"key":"BF02948484_CR3","doi-asserted-by":"crossref","unstructured":"Bill Nitzberg, Virginia Lo. Distributed shared memory: A survey of issues and algorithms.IEEE Computer, 1989, 24(4).","DOI":"10.1109\/2.84877"},{"key":"BF02948484_CR4","doi-asserted-by":"crossref","unstructured":"Sang Lyul Min, Jean-Loup Baer. Design and analysis of a scalable cache coherence scheme based on clock and timestamps.IEEE Trans. on Parallel and Distributed Systems, 1992, 3(1).","DOI":"10.1109\/71.113080"},{"key":"BF02948484_CR5","doi-asserted-by":"crossref","unstructured":"Hagersten E, Landin A, Haridi S. DDM\u2014A cache-only memory architecture.IEEE Computer, 1992, 25(9).","DOI":"10.1109\/2.156381"},{"key":"BF02948484_CR6","doi-asserted-by":"crossref","unstructured":"Yang Qing, Thangadurai G, Bhuyan L N. Design of an adaptive cache coherence protocol for large scale multiprocessors.IEEE Trans. on Parallel and Distributed Systems, 1992, 3(3).","DOI":"10.1109\/71.139202"},{"key":"BF02948484_CR7","doi-asserted-by":"crossref","unstructured":"Bennett J K, Carter J B, Zwaenepoel W. Adaptive software cache management for distributed shared memory architectures. InProc. of 17th Int\u2019l symp. on Computer Architecture, 1989.","DOI":"10.1145\/325164.325124"},{"key":"BF02948484_CR8","doi-asserted-by":"crossref","unstructured":"Eggers S J, Katz R H. Evaluating the performance of four snooping cache coherence protocols. InProc. of 16th Annual Int\u2019l Symp. on Computer Architecture, May 1989.","DOI":"10.1145\/74925.74927"},{"key":"BF02948484_CR9","doi-asserted-by":"crossref","unstructured":"Lenoski Det al. The directory-based cache coherence protocol for the DASH multiprocessor. InProc. of 17th Int\u2019l Symp. on Computer Architecture 1989.","DOI":"10.1145\/325164.325132"},{"key":"BF02948484_CR10","unstructured":"Anderson C, Jean-Loup Bear. A multi-level hierarchical cache coherence protocol for multiprocessors. InProc. of 7th Int\u2019l Parallel Processing Symp., April 1993."},{"key":"BF02948484_CR11","unstructured":"Peterson K, Kai Li. Cache coherence for shared memory multiprocessors based on virtual memory support. InProc. of 7th Int\u2019l Parallel Processing Symp., April 1993."},{"key":"BF02948484_CR12","doi-asserted-by":"crossref","unstructured":"David V Jameset al. Distributed-directory scheme: Scalable coherent interface.IEEE Computer, 1990, 23(6).","DOI":"10.1109\/2.55503"},{"key":"BF02948484_CR13","doi-asserted-by":"crossref","unstructured":"Manu Thapar, Bruce Delagi, Michael J Flynn. Linked list cache coherence for scalable shared memory multiprocessors. InProc. of 7th Int\u2019l Parallel Processing Symp., April 1993.","DOI":"10.1007\/978-1-4615-3604-8_8"},{"key":"BF02948484_CR14","doi-asserted-by":"crossref","unstructured":"Craig B Stunkelet al. Address tracing for parallel machines.IEEE Computer, 1991, 24(1).","DOI":"10.1109\/2.67191"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02948484.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02948484\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02948484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T22:50:57Z","timestamp":1684536657000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02948484"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,7]]},"references-count":14,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1996,7]]}},"alternative-id":["BF02948484"],"URL":"https:\/\/doi.org\/10.1007\/bf02948484","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[1996,7]]}}}