{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T18:47:57Z","timestamp":1649184477344},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. & Technol."],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1007\/bf02948884","type":"journal-article","created":{"date-parts":[[2008,9,12]],"date-time":"2008-09-12T20:31:25Z","timestamp":1221251485000},"page":"190-200","source":"Crossref","is-referenced-by-count":3,"title":["Fault-tolerant systems with concurrent error-locating capability"],"prefix":"10.1007","volume":"18","author":[{"given":"JianHui","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"YingHua","family":"Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ChengLian","family":"Peng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF02948884_CR1","volume-title":"Computer Fault Tolerant Techniques","author":"M Hu","year":"1995","unstructured":"Hu M. Computer Fault Tolerant Techniques. Beijing: China Railway Press, 1995 (in Chinese)"},{"key":"BF02948884_CR2","volume-title":"Fault-Tolerant and Fault-Testable Hardware","author":"P K Lala","year":"1985","unstructured":"Lala P K. Fault-Tolerant and Fault-Testable Hardware Design. NJ: Prentice-Hall, 1985."},{"key":"BF02948884_CR3","volume-title":"Error-Control Coding for Computer Systems","author":"T R N Rao","year":"1989","unstructured":"Rao T R N, Fujiwara E. Error-Control Coding for Computer Systems. NJ: Prentice Hall, 1989."},{"key":"BF02948884_CR4","unstructured":"Lo J C, Kitakami M, Fujiwara E. Reliable logic circuits with byte error control codes \u2014 A feasibility study. InProc. IEEE 1996 Int. Symp. Defect and Fault Tolerance in VLSI Systems, Boston, Oct., 1996, pp.286\u2013294."},{"issue":"1","key":"BF02948884_CR5","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/12.8727","volume":"38","author":"A E Barbour","year":"1989","unstructured":"Barbour A E, Wojcik A S. A general, constructive approach to fault-tolerant design using redundancy.IEEE Trans. Computers, 1989, 38(1): 15\u201329.","journal-title":"IEEE Trans. Computers"},{"key":"BF02948884_CR6","unstructured":"Lo J C. Highly reliable systems with differential built-in current sensors. InProc IEEE 1998 Int. Symp. Defect and Fault Tolerance in VLSI Systems, Austin, Nov., 1998, pp.261\u2013269."},{"issue":"9","key":"BF02948884_CR7","doi-asserted-by":"crossref","first-page":"809","DOI":"10.1109\/TC.1983.1676330","volume":"32","author":"T E Schwab","year":"1983","unstructured":"Schwab T E, Yau S S. An algebraic model of fault-masking logic circuits.IEEE Trans. Computers, 1983, 32(9): 809\u2013825.","journal-title":"IEEE Trans. Computers"},{"key":"BF02948884_CR8","doi-asserted-by":"crossref","unstructured":"Stroud C E, Tannehill J K. Applying built-in self-test to majority voting fault tolerant circuits. InProc. 16th IEEE Test VLSI Symposium, Monterey, Apr., 1998, pp.303\u2013308.","DOI":"10.1109\/VTEST.1998.670884"},{"key":"BF02948884_CR9","unstructured":"Gaitanis N. Design of TSC N-modular redundancy systems. InProc 2nd Int. Conf. Supercomputing, Vol. III, San Francisco, May, 1987, pp. 238\u2013244."},{"issue":"3","key":"BF02948884_CR10","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/12.2162","volume":"37","author":"N Gaitanis","year":"1988","unstructured":"Gaitanis N. The design of TSC error C\/D circuits for SEC\/DED codes.IEEE Trans. Computers, 1988, 37(3): 258\u2013265.","journal-title":"IEEE Trans. Computers"},{"issue":"11","key":"BF02948884_CR11","doi-asserted-by":"crossref","first-page":"1450","DOI":"10.1109\/12.8716","volume":"37","author":"N Gaitanis","year":"1988","unstructured":"Gaitanis N. The design of totally self-checking TMR fault-tolerant systems.IEEE Trans. Computers, 1988, 37(11): 1450\u20131454.","journal-title":"IEEE Trans. Computers"},{"key":"BF02948884_CR12","first-page":"264","volume-title":"Proc. Int. Workshop on Computer-Aided Design, Test, and Evaluation for Dependability","author":"N Gaitanis","year":"1996","unstructured":"Gaitanis N, Paschalis A, Gizopoulos D, Kostarakis P. A new totally self-checking reconfigurable duplication system. InProc. Int. Workshop on Computer-Aided Design, Test, and Evaluation for Dependability, July, 1996, Beijing: International Academic Publishers, pp.264\u2013268."},{"key":"BF02948884_CR13","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/PRDC.1999.816209","volume-title":"Proc. 1999 Pacific Rim Int. Symp. Dependable Computing, Los Alamitos","author":"J H Jiang","year":"1999","unstructured":"Jiang J H, Shi H N, Min Y H, Zhao X D. A novel NMR structure with concurrent output error location capability. InProc. 1999 Pacific Rim Int. Symp. Dependable Computing, Los Alamitos: IEEE Computer Society, Hong Kong, Dec., 1999, pp.32\u201339."},{"issue":"6","key":"BF02948884_CR14","first-page":"754","volume":"38","author":"J H Jiang","year":"2001","unstructured":"Jiang J H. Alternating-complementary locator and its use for error location in dual-modular redundancy with comparison structure.Journal of Computer Research and Development, 2001, 38(6): 754\u2013764. (in Chinese)","journal-title":"Journal of Computer Research and Development"},{"key":"BF02948884_CR15","first-page":"258","volume-title":"Proc. Int. Workshop on Computer-Aided Design, Test, and Evaluation for Dependability","author":"J H Jiang","year":"1996","unstructured":"Jiang J H, Hu M. The extended self-checking properties of alternating-complementary logic systems. InProc. Int. Workshop on Computer-Aided Design, Test, and Evaluation for Dependability, Beijing: International Academic Publishers, July, 1996, pp.258\u2013263."},{"issue":"2","key":"BF02948884_CR16","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1109\/12.663771","volume":"47","author":"M Lubaszewski","year":"1998","unstructured":"Lubaszewski M, Courtois B. A reliable fail-safe system.IEEE Trans. Computers, 1998, 47(2): 236\u2013241.","journal-title":"IEEE Trans. Computers"},{"issue":"5","key":"BF02948884_CR17","first-page":"532","volume":"37","author":"J H Jiang","year":"2000","unstructured":"Jiang J H, Min Y H, Shi H B. The concepts and basic structure of concurrent error location for digital circuits.Journal of Computer Research and Development, 2000, 37(5): 532\u2013542 (in Chinese)","journal-title":"Journal of Computer Research and Development"},{"key":"BF02948884_CR18","first-page":"696","volume-title":"Proc. 6th Int. Conf. Computer-Aided Design and Computer Graphics","author":"J H Jiang","year":"1999","unstructured":"Jiang J H, Min Y H, Shi H B. A theory of extended fault-masking digital circuits with concurrent error detection capability. InProc. 6th Int. Conf. Computer-Aided Design and Computer Graphics, Shanghai: Wen Hui Publishers, Dec., 1999, pp.696\u2013697."},{"key":"BF02948884_CR19","volume-title":"The Theory of High-Level Synthesis for Application Specific Integrated Circuits","author":"M Y Liu","year":"1998","unstructured":"Liu M Y, Zhang D X, Ye M L, Li Y. The Theory of High-Level Synthesis for Application Specific Integrated Circuits. Beijing: Beijing Institute of Technology Publishing House, 1998. (in Chinese)"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02948884.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02948884\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02948884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T19:03:10Z","timestamp":1558551790000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02948884"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":19,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2003,3]]}},"alternative-id":["BF02948884"],"URL":"https:\/\/doi.org\/10.1007\/bf02948884","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}