{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T08:25:23Z","timestamp":1672302323620},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2002,11,1]],"date-time":"2002-11-01T00:00:00Z","timestamp":1036108800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Compt. Sci. & Technol."],"published-print":{"date-parts":[[2002,11]]},"DOI":"10.1007\/bf02960762","type":"journal-article","created":{"date-parts":[[2008,9,24]],"date-time":"2008-09-24T20:59:57Z","timestamp":1222289997000},"page":"718-730","source":"Crossref","is-referenced-by-count":5,"title":["Lower bound estimation of hardware resources for scheduling in high-level synthesis"],"prefix":"10.1007","volume":"17","author":[{"given":"Zhaoxuan","family":"Shen","sequence":"first","affiliation":[]},{"given":"Ching Chuen","family":"Jong","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3","key":"BF02960762_CR1","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1142\/S0218126696000212","volume":"6","author":"Y Hu","year":"1996","unstructured":"Hu Y, Carlson B S. A unified algorithm for the estimation and scheduling of data flow graphs.Journal of Circuit Systems and Computers, June, 1996, 6(3): 287\u2013318.","journal-title":"Journal of Circuit Systems and Computers"},{"issue":"2","key":"BF02960762_CR2","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/290833.290839","volume":"3","author":"G Tiruvuri","year":"1998","unstructured":"Tiruvuri G, Chung M. Estimation of lower bounds in scheduling algorithms for high-level synthesis.ACM Trans. Design Automation of Electronic Systems, Apr., 1998, 3(2): 162\u2013180.","journal-title":"ACM Trans. Design Automation of Electronic Systems"},{"key":"BF02960762_CR3","unstructured":"Narasimhan M, Ramannjam J. On lower bounds for scheduling problems in high-level synthesis. InProc. 2000 Design Automation Conference, Los Angeles, CA, USA, June, 2000, pp.546\u2013551."},{"issue":"8","key":"BF02960762_CR4","doi-asserted-by":"crossref","first-page":"955","DOI":"10.1109\/43.149767","volume":"11","author":"R Jain","year":"1992","unstructured":"Jain R, Parker A C, Park N. Predicting system-level area and delay for pipelined and non-pipelined designsIEEE Trans. CAD-ICAS, 1992, 11(8): 955\u2013965.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR5","unstructured":"Timmer A H, Heijligers M J M, Jess J A G. Fast system-level area-delay curve prediction. InProc. 1st Asian Pacific Conference on Hardware Description Languages Standards and Applications, Brisbane, Australia, Dec., 1993, pp.198\u2013207."},{"key":"BF02960762_CR6","doi-asserted-by":"crossref","unstructured":"Nourani M, Papachristou C. A layout estimation algorithm for RTL datapaths. InProc. 30th Design Automation Conferences, Dallas, TX, USA, 1993, pp.285\u2013291.","DOI":"10.1145\/157485.164895"},{"key":"BF02960762_CR7","doi-asserted-by":"crossref","unstructured":"Timmer A H, Jess J A G. Execution interval analysis under resource constraints. InProc. International Conference on Computer Aided Design, Santa Clara, CA, USA, Nov., 1993, pp.454\u2013459.","DOI":"10.1109\/ICCAD.1993.580097"},{"key":"BF02960762_CR8","doi-asserted-by":"crossref","unstructured":"Sharma A, Jain R. Estimating architectural resources and performance for high-level synthesis applications. InProc. 30th Design Automation Conferences, Dallas, TX, USA, 1993, pp.355\u2013360.","DOI":"10.1145\/157485.164929"},{"key":"BF02960762_CR9","unstructured":"Wehn N, Glesner M, Vielhauer C. Estimating lower bounds in high-level synthesis. InIFIP Trans. VLSI 93: Proc. IFIP TC10\/WG10.5 Int. Conf. VLSI, Grenoble, France, Sept., 1993, pp.261\u2013270."},{"key":"BF02960762_CR10","unstructured":"Ohm S Y, Kurdahi F J, Dutt N. Comprehensive lower bound estimation from behavioral descriptions. InProc. International Conference on Computer Aided Design, San Jose, CA, USA, Nov., 1994, pp.182\u2013187."},{"issue":"5","key":"BF02960762_CR11","doi-asserted-by":"crossref","first-page":"458","DOI":"10.1109\/43.631209","volume":"16","author":"S Y Phm","year":"1997","unstructured":"Phm S Y, Kurdahi F J, Dutt N D. A unified lower bound estimation technique for high-level synthesis.IEEE Trans. CAD-ICAS, May, 1997, 16(5): 458\u2013472.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR12","doi-asserted-by":"crossref","unstructured":"Hu Y, Ghouse A, Carlson B S. Lower bounds on the iteration time and the number of resources for functional pipelined data flow graphs. InProc. International Conference on Computer Design, Cambridge, MA, USA, Oct., 1993, pp.21\u201324.","DOI":"10.1109\/ICCD.1993.393411"},{"issue":"4","key":"BF02960762_CR13","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/43.75629","volume":"10","author":"C T Hwang","year":"1991","unstructured":"Hwang C T, Lee J H, Hsu Y C. A formal approach to the scheduling problem in high level synthesis.IEEE Trans. CAD-ICAS, 1991, 10(4): 464\u2013475.","journal-title":"IEEE Trans. CAD-ICAS"},{"issue":"9","key":"BF02960762_CR14","doi-asserted-by":"crossref","first-page":"1266","DOI":"10.1109\/43.240074","volume":"12","author":"C H Gebotys","year":"1993","unstructured":"Gebotys C H, Elmasry M I. Global optimization approach for architectural synthesis.IEEE Trans. CAD-ICAS, Sept., 1993, 12(9): 1266\u20131278.","journal-title":"IEEE Trans. CAD-ICAS"},{"issue":"7","key":"BF02960762_CR15","doi-asserted-by":"crossref","first-page":"926","DOI":"10.1109\/43.238029","volume":"12","author":"C T Hwang","year":"1993","unstructured":"Hwang C T, Hsu Y C. Zone scheduling.IEEE Trans. CAD-ICAS, Jul., 1993, 12(7): 926\u2013934.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR16","doi-asserted-by":"crossref","unstructured":"Wilson T C, Grewal G W, Banerji D K. An ILP solution for simultaneous scheduling, allocation, and binding in multiple block synthesis. InProc. International Conference on Computer Design, Cambridge, MA, USA, 1994, pp.581\u2013586.","DOI":"10.1109\/ICCD.1994.331981"},{"key":"BF02960762_CR17","doi-asserted-by":"crossref","unstructured":"Rim M, Jain R. Estimating lower-bound performance of schedules using a relaxation technique. InProc. International Conference on Computer Design, Cambridge, MA, USA, 1992, pp. 290\u2013294.","DOI":"10.1109\/ICCD.1992.276272"},{"issue":"4","key":"BF02960762_CR18","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1109\/43.275355","volume":"13","author":"M Rim","year":"1994","unstructured":"Rim M, Jain R. Lower-bound performance estimation for the high-level synthesis scheduling problem.IEEE Trans. CAD-ICAS, Apr., 1994, 13(4): 451\u2013458.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR19","doi-asserted-by":"crossref","unstructured":"Chaudhuri S, Walker R A. Computing lower bounds on functional units before scheduling. InProc. 7th International Symposium on High-Level Synthesis, Ontario, Canada, May, 1994, pp.36\u201341.","DOI":"10.1109\/ISHLS.1994.302344"},{"key":"BF02960762_CR20","doi-asserted-by":"crossref","unstructured":"Langevin M, Cerny E. A recursive technique for computing lower-bound performance of schedules. InProc. International Conference on Computer Design, Cambridge, MA, USA, 1993, pp.16\u201320.","DOI":"10.1109\/ICCD.1993.393412"},{"issue":"7","key":"BF02960762_CR21","doi-asserted-by":"crossref","first-page":"745","DOI":"10.1109\/43.851990","volume":"19","author":"Z X Shen","year":"2000","unstructured":"Shen Z X, Jong C C. Functional area lower bound and upper bound on multicomponent selection for interval scheduling.IEEE Trans. CAD-ICAS, July, 2000, 19(7): 745\u2013759.","journal-title":"IEEE Trans. CAD-ICAS"},{"issue":"3","key":"BF02960762_CR22","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1109\/92.238443","volume":"1","author":"P K Jha","year":"1993","unstructured":"Jha P K, Dutt N D. Rapid estimation for parameterized components in high-level synthesis.IEEE Trans. VLSI systems, Sept., 1993, 1(3): 296\u2013303.","journal-title":"IEEE Trans. VLSI systems"},{"key":"BF02960762_CR23","doi-asserted-by":"crossref","unstructured":"Mintz D, Dangelo C. Timing estimation for behavioral descriptions. InProc. 7th International Symposium on High-Level Synthesis, Ontario, Canada, May, 1994, pp.42\u201347.","DOI":"10.1109\/ISHLS.1994.302343"},{"issue":"6","key":"BF02960762_CR24","doi-asserted-by":"crossref","first-page":"669","DOI":"10.1109\/43.285240","volume":"13","author":"J M Rabaey","year":"1994","unstructured":"Rabaey J M, Potkonjak M. Estimating implementation bounds for real time DSP application specific circuits.IEEE Trans. CAD-ICAS, June, 1994, 13(6): 669\u2013683.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR25","doi-asserted-by":"crossref","unstructured":"Kruse L, Schmidt E, Jochens G, Stammermann A, Nebel W. Lower bound estimation for low power high-level synthesis In.Proc. 13th Int. Symposium on System Synthesis, Madrid, Spain, 2000, pp.180\u2013185.","DOI":"10.1109\/ISSS.2000.874047"},{"issue":"6","key":"BF02960762_CR26","doi-asserted-by":"crossref","first-page":"661","DOI":"10.1109\/43.31522","volume":"8","author":"P G Paulin","year":"1989","unstructured":"Paulin P G, Knight J P. Force-directed scheduling for the behavioral synthesis of ASIC\u2019s.IEEE Trans. CAS-ICAS. June, 1989, 8(6): 661\u2013679.","journal-title":"IEEE Trans. CAS-ICAS"},{"issue":"4","key":"BF02960762_CR27","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/43.275354","volume":"13","author":"T F Lee","year":"1994","unstructured":"Lee T F, Wu A C H, Lin Y L, Gajski D D. A transformation-based method for loop folding.IEEE Trans. CAD-ICAS, Apr., 1994, 13(4): 439\u2013450.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR28","doi-asserted-by":"crossref","unstructured":"Lee T F, Wu A C H, Gajski D D, Lin Y L. An effective methodology for functional pipelining. InProc. International Conference on Computer Aided Design, Santa Clara, CA, USA, 1992, pp.230\u2013233.","DOI":"10.1109\/ICCAD.1992.279369"},{"issue":"9","key":"BF02960762_CR29","doi-asserted-by":"crossref","first-page":"1279","DOI":"10.1109\/43.240075","volume":"12","author":"C T Hwang","year":"1993","unstructured":"Hwang C T, Hsu Y C, Lin Y L. PLS: A scheduler for pipeline synthesis.IEEE Trans. CAD-ICAS, Sept. 1993, 12(9): 1279\u20131286.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR30","doi-asserted-by":"crossref","unstructured":"Passos N L, Sha E H M, Bass S C. Loop pipelining for scheduling multi-dimensional systems via rotation. InProc. 31st Design Automation Conference, San Diego, CA, USA, 1994, pp.485\u2013490.","DOI":"10.1145\/196244.196475"},{"key":"BF02960762_CR31","doi-asserted-by":"crossref","unstructured":"Wakabayashi K, Tanaka H. Global scheduling independent of control dependencies based on condition vectors. InProc. 29th Design Automation Conference, Anaheim, CA, USA, 1992, pp.112\u2013115.","DOI":"10.1109\/DAC.1992.227852"},{"issue":"7","key":"BF02960762_CR32","doi-asserted-by":"crossref","first-page":"843","DOI":"10.1109\/43.293941","volume":"13","author":"D L Springer","year":"1994","unstructured":"Springer D L, Thomas D E. Exploiting the special structure of conflict and compatibility graphs in high-level synthesis.IEEE Trans. CAD-ICAS, July, 1994, 13(7): 843\u2013856.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR33","doi-asserted-by":"crossref","unstructured":"Timmer A H, Heijligers J M, Stok, L, Jess J A G. Module selection and scheduling using unrestricted libraries. InProc. of the European Conference on Design Automation with the European Event in ASIC Design, Paris, France, Feb., 1993, pp.547\u2013551.","DOI":"10.1109\/EDAC.1993.386418"},{"issue":"3","key":"BF02960762_CR34","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/43.3169","volume":"7","author":"N Park","year":"1988","unstructured":"Park N, Parker A C. Sehwa, a software package for synthesis of pipelines from behavioral specification.IEEE Trans. CAD-ICAS, Mar., 1988, 7(3): 356\u2013370.","journal-title":"IEEE Trans. CAD-ICAS"},{"key":"BF02960762_CR35","doi-asserted-by":"crossref","unstructured":"Parker A C, Pizarro J T, Milnar M. MAHA: A program for datapath synthesis. InProc. 23rd Design Automation Conference, Las Vegas, NV, USA, 1986, pp.461\u2013466.","DOI":"10.1145\/318013.318087"},{"issue":"4","key":"BF02960762_CR36","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1109\/43.275353","volume":"13","author":"T K Kim","year":"1994","unstructured":"Kim T K, Yonezawa N, Liu W S J, Liu C L. A scheduling algorithm for conditional resource sharing \u2014 A hierarchical reduction approach.IEEE Trans. CAD-ICAS, Apr., 1994, 13(4): 425\u2013438.","journal-title":"IEEE Trans. CAD-ICAS"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02960762.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02960762\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02960762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T19:12:55Z","timestamp":1558552375000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02960762"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,11]]},"references-count":36,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,11]]}},"alternative-id":["BF02960762"],"URL":"https:\/\/doi.org\/10.1007\/bf02960762","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2002,11]]}}}