{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:21:27Z","timestamp":1773656487845,"version":"3.50.1"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2004,12,1]],"date-time":"2004-12-01T00:00:00Z","timestamp":1101859200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. & Technol."],"published-print":{"date-parts":[[2004,12]]},"DOI":"10.1007\/bf02973460","type":"journal-article","created":{"date-parts":[[2008,10,14]],"date-time":"2008-10-14T20:49:33Z","timestamp":1224017373000},"page":"955-964","source":"Crossref","is-referenced-by-count":2,"title":["A new classification of path-delay fault testability in terms of stuck-at faults"],"prefix":"10.1007","volume":"19","author":[{"given":"Subhashis","family":"Majumder","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bhargab B.","family":"Bhattacharya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael L.","family":"Bushnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,10,11]]},"reference":[{"key":"BF02973460_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","volume-title":"Delay Fault Testing for VLSI Circuits","author":"A Krsti\u0107","year":"1998","unstructured":"Krsti\u0107 A, Cheng K T. Delay Fault Testing for VLSI Circuits. Boston: Kluwer Academic Publishers, 1998."},{"key":"BF02973460_CR2","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"6","author":"C J Lin","year":"1987","unstructured":"Lin C J, Reddy S M. On delay fault testing in logic circuits.IEEE Trans. CAD, Sept. 1987, 6: 694\u2013703.","journal-title":"IEEE Trans. CAD"},{"key":"BF02973460_CR3","unstructured":"Smith G L. Model for delay faults based upon paths. InProc. International Test Conf., Oct. 1985, pp.342\u2013349."},{"key":"BF02973460_CR4","first-page":"46","volume":"48","author":"R C Aitken","year":"1999","unstructured":"Aitken R C. Nanometer technology effects on fault models for IC testing.IEEE Trans. Computers, Jan. 1999, 48: 46\u201351.","journal-title":"IEEE Trans. Computers"},{"key":"BF02973460_CR5","doi-asserted-by":"crossref","unstructured":"Needham W N, Prunty C, Yeoh E H. High volume microprocessor test escapes, an analysis of defects our tests are missing. InProc. International Test Conf., Oct. 1998, pp.25\u201334.","DOI":"10.1109\/TEST.1998.743133"},{"key":"BF02973460_CR6","doi-asserted-by":"crossref","unstructured":"Krisnamachary A, Abraham J A. Effects of multicycle sensitization on delay tests. InProc. International Conf. VLSI Design, Jan. 2003, pp.137\u2013142.","DOI":"10.1109\/ICVD.2003.1183127"},{"key":"BF02973460_CR7","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/12.481486","volume":"45","author":"I Pomeranz","year":"1996","unstructured":"Pomeranz I, Reddy S M. On the number of tests to detect all path delay faults in combinational logic circuits.IEEE Trans. Computers, Jan. 1996, 45: 50\u201362.","journal-title":"IEEE Trans. Computers"},{"key":"BF02973460_CR8","doi-asserted-by":"crossref","unstructured":"Heragu K, Patel J H, Agrawal V D. Fast identification of untestable delay faults using implications. InProc. International Conf. CAD, Nov. 1997, pp.642\u2013647.","DOI":"10.1109\/ICCAD.1997.643606"},{"key":"BF02973460_CR9","doi-asserted-by":"crossref","unstructured":"Sparmann U, Luxenburger D, Cheng K T, Reddy S M. Fast identification of robust dependent path delay faults. InProc. 30th Design Automation Conf., June 1995, pp.119\u2013125.","DOI":"10.1145\/217474.217517"},{"issue":"3","key":"BF02973460_CR10","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/MDT.1995.466366","volume":"12","author":"H C Liang","year":"1995","unstructured":"Liang H C, Lee C L, Chen J E. Identifying untestable faults in sequential circuits.IEEE Design and Test of Computers, 1995, 12(3): 12\u201323.","journal-title":"IEEE Design and Test of Computers"},{"key":"BF02973460_CR11","doi-asserted-by":"crossref","unstructured":"Tekumalla R, Menon P R. Identifying redundant path delay fauits in sequential circuits. InProc. 9th International Conf. VLSI Design, Jan. 1996, pp.406\u2013411.","DOI":"10.1109\/ICVD.1996.489643"},{"key":"BF02973460_CR12","doi-asserted-by":"crossref","unstructured":"Majumder S, Agrawal V D, Bushnell M L. On delayuntestable paths and stuck-fault redundancy. InProc. 16th IEEE VLSI Test Symp., 1998, pp.194\u2013199.","DOI":"10.1109\/VTEST.1998.670868"},{"key":"BF02973460_CR13","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/43.363125","volume":"14","author":"W K Lam","year":"1995","unstructured":"Lam W K, Saldanha A, Brayton R K, Sangiovanni-Vincentelli A L. Delay fault coverage, test set size, and performance trade-offs.IEEE Trans. CAD, Jan. 1995, 14: 32\u201344.","journal-title":"IEEE Trans. CAD"},{"key":"BF02973460_CR14","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1023\/A:1008247801050","volume":"11","author":"M A Gharaybeh","year":"1997","unstructured":"Gharaybeh M A, Bushnell M L, Agrawal V D. Classification and test generation for path-delay faults using single stuck-fault tests.J. Electronic Testing: Theory and Applications, Aug. 1997, 11: 55\u201367.","journal-title":"J. Electronic Testing: Theory and Applications"},{"key":"BF02973460_CR15","unstructured":"Gharaybeh M A, Bushneli M L, Agrawal V D. Falsepath removal using delay fault simulation. InProc. 7th IEEE Asian Test Symp., Dec. 1998."},{"key":"BF02973460_CR16","doi-asserted-by":"crossref","unstructured":"Majhi A K, Jacob J, Patnaik L M, Agrawal V D. On test coverage of path delay faults. InProc. 9th International Conf. VLSI Design, Jan. 1996, pp.418\u2013421.","DOI":"10.1109\/ICVD.1996.489645"},{"key":"BF02973460_CR17","doi-asserted-by":"crossref","unstructured":"Saldanha A, Brayton R, Sangiovanni-Vincentelli A. Equivalence of robust delay-fault and single stuck-fault test generation. InProc. 29th Design Automation Conf., June 1992, pp.173\u2013176.","DOI":"10.1109\/DAC.1992.227841"},{"key":"BF02973460_CR18","doi-asserted-by":"crossref","unstructured":"Sparmann U, Koeller L. Improving path delay fault testability by path removal. InProc. 16th IEEE VLSI Test Symp., 1998, pp.200\u2013208.","DOI":"10.1109\/VTEST.1998.670869"},{"key":"BF02973460_CR19","doi-asserted-by":"crossref","first-page":"845","DOI":"10.1109\/43.511566","volume":"15","author":"K T Cheng","year":"1996","unstructured":"Cheng K T, Chen H C. Classification and identification of nonrobust untestable path delay faults.IEEE Trans. CAD, Aug. 1996, 15: 845\u2013853.","journal-title":"IEEE Trans. CAD"},{"key":"BF02973460_CR20","unstructured":"Gharaybeh M A. Testing for timing correctness of high-speed VLSI circuits [Dissertation]. ECE Dept., Rutgers University, Oct. 1996."},{"key":"BF02973460_CR21","doi-asserted-by":"crossref","unstructured":"Sivaraman M, Strojwas A J. Primitive path delay fault identification. InProc. 10th International Conf. VLSI Design, 1997, pp.95\u2013100.","DOI":"10.1109\/ICVD.1997.567968"},{"key":"BF02973460_CR22","doi-asserted-by":"crossref","unstructured":"Majhi A K, Agrawal V D. Tutorial: Delay fauit models and coverage. InProc. 11th International Conf. VLSI Design, 1998, pp.364\u2013369.","DOI":"10.1109\/ICVD.1998.646634"},{"key":"BF02973460_CR23","doi-asserted-by":"crossref","unstructured":"Cheng K T, Chen H C. Delay testing for non-robust untestable circuits. InProc. International Test Conf., Oct. 1993, pp.954\u2013961.","DOI":"10.1109\/TEST.1993.470604"},{"key":"BF02973460_CR24","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/12.364533","volume":"44","author":"W Ke","year":"1995","unstructured":"Ke W, Menon P R. Synthesis of delay-verifiable combinational circuits.IEEE Trans. Computers, Feb. 1995, 44: 213\u2013222.","journal-title":"IEEE Trans. Computers"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02973460.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02973460\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02973460","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T19:12:31Z","timestamp":1738437151000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02973460"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,12]]},"references-count":24,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2004,12]]}},"alternative-id":["BF02973460"],"URL":"https:\/\/doi.org\/10.1007\/bf02973460","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004,12]]}}}