{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T22:43:33Z","timestamp":1769640213897,"version":"3.49.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2004,12,1]],"date-time":"2004-12-01T00:00:00Z","timestamp":1101859200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J. Comput. Sci. & Technol."],"published-print":{"date-parts":[[2004,12]]},"DOI":"10.1007\/bf02973462","type":"journal-article","created":{"date-parts":[[2008,10,14]],"date-time":"2008-10-14T20:49:33Z","timestamp":1224017373000},"page":"973-980","source":"Crossref","is-referenced-by-count":2,"title":["Fast evaluation of Bounded Slice-line Grid"],"prefix":"10.1007","volume":"19","author":[{"given":"Song","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xian-Long","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"She-Qin","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Chun","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Gu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,10,11]]},"reference":[{"issue":"12","key":"BF02973462_CR1","doi-asserted-by":"crossref","first-page":"1518","DOI":"10.1109\/43.552084","volume":"15","author":"H Murata","year":"1996","unstructured":"Murata H, Fujiyoshi K, Nakatake Set al. VLSI module placement based on rectangle-packing by the sequencepair.IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 1996, 15(12): 1518\u20131524.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"BF02973462_CR2","unstructured":"Hong X, Huang G, Dong Set al. Corner block list: An effective and efficient topological representation of nonslicing floorplan and its applications. InProc. ICCAD, IEEE\/ACM, San Jose, USA, Nov. 2000, pp. 8\u201312."},{"issue":"6","key":"BF02973462_CR3","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1007\/BF02960760","volume":"17","author":"S Dong","year":"2002","unstructured":"Dong S, Zhou S, Hong Xet al. An optimum placement search algorithm based on extended corner block list.Journal of Computer Science and Technology, Nov. 2002, 17(6): 699\u2013707.","journal-title":"Journal of Computer Science and Technology"},{"key":"BF02973462_CR4","doi-asserted-by":"crossref","unstructured":"Guo P, Cheng C K, Yoshimura T. AnO-tree representation of non-slicing floorplan and its applications. InProc. 36th DAC, IEEE\/ACM, New Orleans, USA, 1999, pp. 268\u2013273.","DOI":"10.1145\/309847.309928"},{"key":"BF02973462_CR5","doi-asserted-by":"crossref","unstructured":"Lin J-M, Chang Y-W. TCG: A transitive closure graphbased representation for non-slicing floorplans. InProc. 38th DAC, IEEE\/ACM, Las Vegas, USA, 2001, pp. 764\u2013769.","DOI":"10.1145\/378239.379062"},{"key":"BF02973462_CR6","doi-asserted-by":"crossref","unstructured":"Chang Y, Wu G, Wu S. B*-tree: A new representation for non-slicing floorplans. InProc. 37th DAC, IEEE\/ACM, Los Angeles, USA, 2000, pp. 458\u2013463.","DOI":"10.1145\/337292.337541"},{"issue":"6","key":"BF02973462_CR7","first-page":"261","volume":"17","author":"S Nakatake","year":"1998","unstructured":"Nakatake S, Fujiyoshi K, Murata Het al. Module packing based on the BSG-structure and IC layout applications.IEEE Trans. Compter-Aided Design of Integrated Circuits and Systems, June 1998, 17(6): 261\u2013267.","journal-title":"IEEE Trans. Compter-Aided Design of Integrated Circuits and Systems"},{"key":"BF02973462_CR8","doi-asserted-by":"crossref","unstructured":"Kang M, Dai W. General floorplanning with L-shaped, T-shaped and soft blocks based on bounded slicing grid structure. InProc. ASP-DAC, IEEE\/ACM, Chiba, Japan, 1997, pp. 265\u2013270.","DOI":"10.1109\/ASPDAC.1997.600145"},{"key":"BF02973462_CR9","doi-asserted-by":"crossref","unstructured":"Sakanushi K, Nakatake S, Kajitani Y. The multi-BSG: Stochastic approach to an optimum packing of convexrectilinear blocks. InProc. ICCAD 1998, IEEE\/ACM, San Jose, USA, 1998, pp. 267\u2013274.","DOI":"10.1145\/288548.288624"},{"key":"BF02973462_CR10","doi-asserted-by":"crossref","unstructured":"Nakatake S, Furuya M, Kajitani Y. Module placement on BSG-structure with preplaced modules and rectilinear modules. InProc. ASP-DAC, IEEE\/ACM, Yokohama, Japan, 1998, pp. 571\u2013576.","DOI":"10.1109\/ASPDAC.1998.669558"},{"key":"BF02973462_CR11","unstructured":"McHugh J A. Algorithmic Graph Theory. Prentice Hall, 1990."},{"key":"BF02973462_CR12","unstructured":"Thomas H Cormenet al. Introduction to Algorithms. MIT Press, 2001."},{"key":"BF02973462_CR13","doi-asserted-by":"crossref","unstructured":"Tang X, Wong M. FAST-SP: A fast algorithm for block placement based on sequence pain. InProc. ASP-DAC 2001, IEEE\/ACM, Yokohama, Japan, 2001, pp. 521\u2013526.","DOI":"10.1145\/370155.370523"},{"key":"BF02973462_CR14","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1007\/BF01786986","volume":"15","author":"D B Johnson","year":"1982","unstructured":"Johnson D B. A priority queue in which initialization and queue operations takeO (log logD) time.Mathematical Systems Theory, 1982, 15: 295\u2013309.","journal-title":"Mathematical Systems Theory"},{"key":"BF02973462_CR15","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1007\/BF01683268","volume":"10","author":"P Emde Boas Van","year":"1977","unstructured":"P Van Emde Boas, Kaas R, Zijlstra Z. Design and implementation of an efficient priority queue.Mathematical Systems Theory, 1977, 10: 99\u2013127.","journal-title":"Mathematical Systems Theory"},{"issue":"12","key":"BF02973462_CR16","first-page":"3136","volume":"86-A","author":"S Dong","year":"2003","unstructured":"Dong S, Hong X, Chen Set al. VLSI module placement with pre-placed modules and with consideration of congestion using solution space smoothing.IEICE Transaction on Fundamentals of Electronics, Communications and Computer Sciences, 2003, E86-A(12): 3136\u20133147.","journal-title":"IEICE Transaction on Fundamentals of Electronics, Communications and Computer Sciences"}],"container-title":["Journal of Computer Science and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02973462.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF02973462\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02973462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T19:12:20Z","timestamp":1738437140000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF02973462"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,12]]},"references-count":16,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2004,12]]}},"alternative-id":["BF02973462"],"URL":"https:\/\/doi.org\/10.1007\/bf02973462","relation":{},"ISSN":["1000-9000","1860-4749"],"issn-type":[{"value":"1000-9000","type":"print"},{"value":"1860-4749","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004,12]]}}}