{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T16:10:23Z","timestamp":1725379823802},"reference-count":94,"publisher":"Springer Science and Business Media LLC","issue":"5-6","license":[{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2002,5,1]],"date-time":"2002-05-01T00:00:00Z","timestamp":1020211200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Ann. T\u00e9l\u00e9commun."],"published-print":{"date-parts":[[2002,5]]},"DOI":"10.1007\/bf02995168","type":"journal-article","created":{"date-parts":[[2021,7,7]],"date-time":"2021-07-07T08:05:46Z","timestamp":1625645146000},"page":"338-385","source":"Crossref","is-referenced-by-count":4,"title":["Analog to digital conversion: technical aspects","Conversion Analogiqoue Num\u00e9rique: Les Aspects Techniques"],"prefix":"10.1007","volume":"57","author":[{"given":"Patrick","family":"Loumeau","sequence":"first","affiliation":[]},{"given":"Jean-Fran\u00e7ois","family":"Naviner","sequence":"additional","affiliation":[]},{"given":"Herv\u00e9","family":"Petit","sequence":"additional","affiliation":[]},{"given":"Lirida","family":"Naviner","sequence":"additional","affiliation":[]},{"given":"Patricia","family":"Desgreys","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"5","key":"BF02995168_CR1","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/35.393001","volume":"33","author":"(J.) Mitola","year":"1995","unstructured":"Mitola (J.), \u201cThe software radio architecture\u201d,Ieee Communications Magazine, vol.33, no.5, pp. 26\u201338, May 1995.","journal-title":"Ieee Communications Magazine"},{"issue":"2","key":"BF02995168_CR2","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/35.747254","volume":"37","author":"(J.) Mitola","year":"1999","unstructured":"Mitola (J.),\u201cTechnical challenges in the globalization of software radio\u201d,Ieee Communications Magazine,37, n\u00b0 2, pp. 84\u201389, Feb. 1999.","journal-title":"Ieee Communications Magazine"},{"issue":"2","key":"BF02995168_CR3","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/35.747260","volume":"37","author":"(W.H.W.) Tuttlebee","year":"1999","unstructured":"Tuttlebee (W.H.W.), \u201cSoftware radio technology: A European perspective\u201d,Ieee Communications Magazine,37, n\u00b0 2, pp. 118\u2013123, Feb. 1999.","journal-title":"Ieee Communications Magazine"},{"issue":"5","key":"BF02995168_CR4","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/35.393000","volume":"33","author":"(J.A.) Wepman","year":"1995","unstructured":"Wepman (J.A.), \u201cAnalog-to-Digital converters and Their Applications in Radio Receivers\u201d,Ieee Communications Magazine,33, n\u00b0 5, pp. 39\u201345, May 1995.","journal-title":"Ieee Communications Magazine"},{"issue":"1","key":"BF02995168_CR5","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1109\/4.50307","volume":"25","author":"(M.) Shinagawa","year":"1990","unstructured":"Shinagawa (M.), Akazawa (Y.), Wakimoto (T.), \u201cJitter Analysis of High-Speed Sampling Systems\u201d,Ieee J. of Solid-State Circuits,25, n\u00b0 1, pp. 220\u20134, Feb. 1990.","journal-title":"Ieee J. of Solid-State Circuits"},{"key":"BF02995168_CR6","unstructured":"Laker (K.R.), Sansen (W.), \u201cDesign of Analog Integrated Circuits and Systems\u201d, McGraw-Hill, Inc. 1994."},{"key":"BF02995168_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-2748-0","volume-title":"Integrated Analog-to-Digital and Digital-to-Analog Converters","author":"(R.J.) Van De Plassche","year":"1994","unstructured":"Van De Plassche (R.J.), \u201cIntegrated Analog-to-Digital and Digital-to-Analog Converters\u201d,Kluwer Academic Publishers, Boston, MA, USA, 1994."},{"issue":"4","key":"BF02995168_CR8","doi-asserted-by":"publisher","first-page":"539","DOI":"10.1109\/49.761034","volume":"17","author":"(R.H.) Walden","year":"1999","unstructured":"Walden (R.H.), \u201cAnalog-to Digital Converter Survey and Analysis\u201d,Ieee Journal on Selected Areas in Communications,17, n\u00b0 4, pp. 539\u2013550, Apr. 1999.","journal-title":"Ieee Journal on Selected Areas in Communications"},{"key":"BF02995168_CR9","doi-asserted-by":"crossref","unstructured":"Stetzler (T.),et al. \u201cA 2.7 V to 4.5 V Single-ChipGsm Transceiver RF Integrated Circuit\u201d, Digest of Technical Papers,International Solid-State Circuits Conference, pp. 150\u2013151, February 1995.","DOI":"10.1109\/4.482189"},{"key":"BF02995168_CR10","doi-asserted-by":"crossref","unstructured":"Mirabbasi (S.), Martin (K.) \u201cClassical and Modern Receiver Architectures\u201d,Ieee Communications Magazine, pp. 132\u2013139, November 2000.","DOI":"10.1109\/35.883502"},{"key":"BF02995168_CR11","doi-asserted-by":"crossref","unstructured":"Sato (H.),et al. \u201cA 1.9Ghz Single-Chip IF Transceiver for Digital Cordless Phones\u201d, Digest of Technical Papers,International Solid-State Circuits Conference, pp. 342\u2013343, February 1996.","DOI":"10.1109\/4.545820"},{"key":"BF02995168_CR12","unstructured":"Irie (K.) et al. \u201cA 2.7 VGsm rf TransceiverIc,\u201d 1997Ieee International Solid-State Circuits Conference, Digest of Technical Papers, pp. 302\u2013303, February 1997."},{"key":"BF02995168_CR13","unstructured":"Weigandt (T.), \u201cLow-Phase-Noise Low-Timing-Jitter Design Techniques for Delay Cell Based vcos and Frequency Synthesizers,\u201d Ph.D. Thesis, Electronics Research Laboratory, University of California at Berkeley, December 1997."},{"key":"BF02995168_CR14","doi-asserted-by":"crossref","unstructured":"Hull (C.) et al. \u201cA Direct-Conversion Receiver for 900Mhz (ISM Band) Spread-Spectrum Digital Cordless Telephone,\u201dDigest of Technical Papers,International Solid-State Circuits Conference, pp. 344\u2013345, February 1996.","DOI":"10.1109\/4.545818"},{"issue":"12","key":"BF02995168_CR15","doi-asserted-by":"publisher","first-page":"1483","DOI":"10.1109\/4.482196","volume":"30","author":"(J.) Crols","year":"1995","unstructured":"Crols (J.), Steyaert (M.),\u201cA Single-Chip 900Mhz Cmos Receiver Front-End with a High Performance Low- IF Topology,\u201d,Ieee Journal of Solid-State Circuits,30, n\u00b0 12, pp. 1483\u20131492, December 1995.","journal-title":"Ieee Journal of Solid-State Circuits"},{"issue":"12","key":"BF02995168_CR16","doi-asserted-by":"publisher","first-page":"2071","DOI":"10.1109\/4.643665","volume":"32","author":"(J.) Rudell","year":"1997","unstructured":"Rudell (J.),et al. \u201cA 1.9Ghz Wide Band IF Double ConversionCmos Integrated Receiver for Cordless Telephone Applications,\u201d,Ieee Journal of Solid-State Circuits,32, n\u00b0 12, pp. 2071\u20132088, December 1997.","journal-title":"Ieee Journal of Solid-State Circuits"},{"key":"BF02995168_CR17","unstructured":"Naviner (L.), Loumeau (P.), \u201cA Method to Specify SD Converters in Radio Receivers\u201d, Proceedings Mixed Design of Integrated Circuits and Systems, June 2001."},{"key":"BF02995168_CR18","unstructured":"ETSI, UMTS, \u201cue Radio Transmission and Reception (Fdd )\u201d, ETSI TS 125.101 version 3.5.0, Dec. 2000."},{"key":"BF02995168_CR19","unstructured":"Mana\u00ef (B.), Loumeau (P.), \u201cACmos Switched Capacitor Channel Select Filter For Direct Conversion UMTS Receiver\u201d,Ieee International Conference on Electronics, Circuits and Systems, pp. 1541\u20131544, September 2001."},{"key":"BF02995168_CR20","unstructured":"Colin (E.), Loumeau (P.), Naviner (L.), Naviner (J.-E), \u201cAntialiasing Filtering Influences onAdc Specifications for Radio Receivers\u201d,Ieee International Conference on Electronics, Circuits and Systems, pp. 1469\u20131472, September 2001."},{"issue":"6","key":"BF02995168_CR21","doi-asserted-by":"publisher","first-page":"954","DOI":"10.1109\/JSSC.1987.1052843","volume":"22","author":"(S.H.) Lewis","year":"1987","unstructured":"Lewis (S.H.), Gray (P.R.), \u201cA Pipelined 5-Msample\/s 9-bit Analog-to-Digital Converter\u201d,Ieee Journal of Solid-State Circuits,22, n\u00b06, pp. 954\u2013961, Dec. 1987.","journal-title":"Ieee Journal of Solid-State Circuits"},{"issue":"7","key":"BF02995168_CR22","doi-asserted-by":"publisher","first-page":"957","DOI":"10.1109\/JSSC.1992.854935","volume":"27","author":"(B.) Ginetti","year":"1992","unstructured":"Ginetti (B.), Jespers (P.G.A.), Vandemeulebroecke (A.),\u201cACmos 13-b Cyclic RSD a\/d Converter\u201d,Ieee Journal of Solid-State Circuits, vol. 27, n\u00b0 7, pp. 957\u2013964, July 1992.","journal-title":"Ieee Journal of Solid-State Circuits"},{"key":"BF02995168_CR23","doi-asserted-by":"crossref","unstructured":"Lewis (S.H.), Scott Fetterman (H.), Gross(G.F.), Ramachandran (R.), Viswanathan (T.R.), \u201cA 10-b 20- Msample\/s Analog-to-Digital Converter\u201d,Ieee Journal of Solid-State Circuits,27,n\u00b0 3, March 1992.","DOI":"10.1109\/4.121557"},{"issue":"8","key":"BF02995168_CR24","doi-asserted-by":"publisher","first-page":"516","DOI":"10.1109\/82.168943","volume":"39","author":"(S.H.) Lewis","year":"1992","unstructured":"Lewis (S.H.), \u201cOptimizing the Stage Resolution in Pipelined, Multistage, Analog-to-Digital Converters for Video-rate Applications\u201d,Ieee Transactions on Circuits and Systems-II,39, n\u00b0 8, pp.516\u2013523, August 1992.","journal-title":"Ieee Transactions on Circuits and Systems-II"},{"key":"BF02995168_CR25","doi-asserted-by":"crossref","unstructured":"Goes (J.), Franca (J.), Paulino (N.), Grilo (J.), Temes (G.), \u201cHigh-Linearity Calibration of Low-Resolution Digital-to-Analog Converters\u201d,Ieee Int. Symposium on Circuits and Systems, pp.345\u2013348, 1994.","DOI":"10.1109\/ISCAS.1994.409378"},{"issue":"n\u00b0 12","key":"BF02995168_CR26","doi-asserted-by":"publisher","first-page":"1679","DOI":"10.1109\/4.173093","volume":"27","author":"(S.H.) Lee","year":"1992","unstructured":"Lee (S.H.), Song (B.S.),\u201cDigital-Domain Calibration of Multistep Analog-to-Digital Converters\u201d,Ieee Journal of Solid-State Circuits,27, n\u00b0 12, pp.1679\u20131688, Dec.1992.","journal-title":"Ieee Journal of Solid-State Circuits"},{"key":"BF02995168_CR27","unstructured":"Ming (J.), Lewis (S.H.), \u201cAn 8b 80MSample\/s pipelinedAdc with background calibration\u201dIeee International Solid-State Circuits Conference, Digest of Technical Papers, pp. 42\u201343, 446, February 2000."},{"issue":"3","key":"BF02995168_CR28","doi-asserted-by":"publisher","first-page":"143","DOI":"10.1109\/82.372864","volume":"42","author":"(E.G.) Soenen","year":"1995","unstructured":"Soenen (E.G.), Geiger (R.), \u201cAn Architecture and An Algorithm for Fully Digital Correction of Monolithic PipelinedAdc\u2019s\u201d,Ieee Transactions On Circuits and Systems-II,42, no.3, pp.143\u2013153, March 1995.","journal-title":"Ieee Transactions On Circuits and Systems-II"},{"key":"BF02995168_CR29","unstructured":"Gustavsson (M.), Wikner (J.J.), Tan (N.N.), \u201cCmos Data Converters for Communications\u201d,Kluwer Academic Publishers, ISBN 0-7923-7780-X, 2000."},{"issue":"12","key":"BF02995168_CR30","doi-asserted-by":"publisher","first-page":"1513","DOI":"10.1109\/82.746663","volume":"45","author":"(J.) Goes","year":"1998","unstructured":"Goes (J.), Vital (J.C.), Franca (J.E.), \u201cSystematic Design for Optimization of High-Speed Self-Calibrated Pipelined A\/D Converters\u201d,Ieee Transactions On Circuits and Systems-II,45, n\u00b0 12, pp. 1513\u20131526, Dec. 1998.","journal-title":"Ieee Transactions On Circuits and Systems-II"},{"key":"BF02995168_CR31","doi-asserted-by":"crossref","unstructured":"Norsworthy (S.R.), Schreier (R.), Temes (G.C.), \u201cDelta-Sigma Data Converters - Theory, Design, and Simulation\u201d,Ieee Press, ISBN 0-7803-1045-4, 1997.","DOI":"10.1109\/9780470544358"},{"key":"BF02995168_CR32","unstructured":"Braz (F.T.), \u201cConversion analogique num\u00e9rique de type SD pour applications en radiocommunications\u201d, Ph.D Thesis (in French), January 2000."},{"key":"BF02995168_CR33","doi-asserted-by":"publisher","first-page":"648","DOI":"10.1109\/4.217979","volume":"28","author":"(M.) Sarhang-Nejad","year":"1993","unstructured":"Sarhang-Nejad (M.), Temes (G.C.): \u201cA high-Resolution SDAdc with Digital Correction and Relaxed Amplifiers Requirements\u201d,Ieee Journal of Solid-State Circuits,28, pp. 648\u2013660, June 1993.","journal-title":"Ieee Journal of Solid-State Circuits"},{"key":"BF02995168_CR34","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1109\/4.494193","volume":"31","author":"(R.T.) Baird","year":"1996","unstructured":"Baird (R.T.), Fiez (T.S.), \u201cA Low Oversampling Ratio 14-b 500-kHz sdAdc with a Self-Calibrated Multibit DAC\u201d,Ieee Journal of Solid-State Circuits,31, pp. 312\u2013320, March 1996.","journal-title":"Ieee Journal of Solid-State Circuits"},{"key":"BF02995168_CR35","unstructured":"Kiaei (S.) et al., \u201cAdaptative Digital Correction for Dual-Quantization SD Modulators\u201d,Ieee Int. Symposium on Circuits and Systems, pp. 1228\u20131230, May 1993."},{"key":"BF02995168_CR36","doi-asserted-by":"crossref","unstructured":"Aziz (P.M.), Sorensen (H.V.), Van Der Spiegel (J.), \u201cAn Overview of Sigma-Delta Converters\u201d,Ieee Signal Processing Magazine, pp. 61\u201384, January 1996.","DOI":"10.1109\/79.482138"},{"key":"BF02995168_CR37","unstructured":"Cherry (J.A.), Snelgrove (W.M.), \u201cContinuous-Time Delta-Sigma Modulators for High-Speed A\/D Conversion - Theory, Practice and Fundamental Performance Limits\u201d,Kluwer Academic Publishers, ISBN 0- 7923-8625-6, 2000."},{"key":"BF02995168_CR38","doi-asserted-by":"crossref","unstructured":"Crochiere (R.E.), Rabiner (L.R.), \u201cMultirate Digital Signal Processing\u201d,Prentice-Hall, 1983.","DOI":"10.1016\/0165-1684(83)90013-0"},{"key":"BF02995168_CR39","doi-asserted-by":"publisher","first-page":"913","DOI":"10.1109\/TCS.1984.1085447","volume":"31","author":"(S.) Chu","year":"1984","unstructured":"Chu (S.), Sidney Burrus (C), \u201cMultirate filter designs using comb filters\u201d,Ieee Trans. Circuits and Systems, CAS-31, pp. 913\u2013924, Nov. 1984.","journal-title":"Ieee Trans. Circuits and Systems"},{"key":"BF02995168_CR40","doi-asserted-by":"crossref","unstructured":"Gao (Y.), Jia (L.), Isoaho (J.), Tenhunen (H.), \u201cA comparison design of comb decimators for sigma-delta analog-to-digital converters,\u201dInternationalJournal: Analog Integrated Circuits and Signal Processing, pp. 51\u201360, 1999.","DOI":"10.1023\/A:1008372010560"},{"key":"BF02995168_CR41","unstructured":"Gao (Y.) Tenhunen (H.), \u201cA fifth-order comb decimation filter for multi-standard transceiver applications\u201d,Ieee Int. Symposium on Circuits and Systems, May 28\u201331, 2000, Geneva, Switzerland."},{"key":"BF02995168_CR42","doi-asserted-by":"crossref","unstructured":"Hogenauer (E.), \u201cAn economical class of digital filters for decimation and interpolation\u201d,Ieee Trans, on Acoustics, Speech, and Signal Processing, April 1981.","DOI":"10.1109\/TASSP.1981.1163535"},{"key":"BF02995168_CR43","unstructured":"Lawson (S.S.), \u201cOn Design Techniques for Approximately Linear Phase Recursive Digital Filters\u201d,Ieee Int. Symposium on Circuits and Systems, Hong Kong, June 1997."},{"key":"BF02995168_CR44","unstructured":"Krukowski (A.), Kale (I.) \u201cAlmost Linear-Phase Polyphase iir Lowpass\/highpass Filter Approach\u201d,International Symposium on Signal Processing and its Applications (ISSPA\u201999), Brisbane Australia, August 1999."},{"key":"BF02995168_CR45","unstructured":"Gratti (K.), Ghazel (A.), Naviner (L.), Tabbane (S.), \u201cComparison of fir and iir Structures for Decimation Filtering in Radio Communications\u201d,Proc. of the 5th Multi-Conf. on Systemics, Cyb. and Informatics,SCI\u20192001, Orlando, USA, July, 2001."},{"key":"BF02995168_CR46","unstructured":"Barret (C.), \u201cLow Power Decimation Filter Design for Multi-Standard Transceiver Applications\u201d, MSC. Thesis, University of California, Berkeley, 1995."},{"key":"BF02995168_CR47","unstructured":"Lampinen (H.), Vainio (O.), \u201cDesign and implementation of application specific sigma-delta converters\u201d,Ieee Int. Symposium on Circuits and Systems, Switzerland, May 2000."},{"key":"BF02995168_CR48","unstructured":"Naviner (L.), Naviner (J.-F), \u201cOn efficient cascade implementation of narrow band decimator filter for sigma delta modulators\u201d,Proceedings of the Ieee Midwest Symposium on Circuits and Systems, MWSCAS2000, Lansing, MI, USA, Aug. 2000."},{"key":"BF02995168_CR49","doi-asserted-by":"publisher","first-page":"679","DOI":"10.1109\/4.293113","volume":"29","author":"(B.P.) Brandt","year":"1994","unstructured":"Brandt (B.P.), Wooley (B.A.), \u201cA low-power, area-efficient digital filter for decimation and interpolation\u201d,Ieee Journal of Solid-State Circuits,29, pp. 679\u2013687, 1994.","journal-title":"Ieee Journal of Solid-State Circuits"},{"key":"BF02995168_CR50","unstructured":"Seo (D.), Shanbhag (N.R.), Feng (M.), \u201cLow-power decimation filters for oversamplingAdcs via the decor- relating (decor) transform\u201d,Ieee Int. Symposium on Circuits and Systems, May 28\u201331, 2000, Geneva, Switzerland."},{"key":"BF02995168_CR51","unstructured":"Chen (H.S.), Bacrania (K.), Song (B-S), \u201cA 14 b 20 MSample\/sCmos pipelinedAdc\u201d,Ieee International Solid-State Circuits Conference, Digest of Technical Papers, pp. 46\u201347, February 2000."},{"key":"BF02995168_CR52","doi-asserted-by":"crossref","unstructured":"Waltari (M.), Halonen (K.A.I.), \u201c1-V 9-Bit Pipelined Switched-OpampAdc\u201d,Ieee Journal of Solid-State Circuits,36, n\u00b0 n1, January 2001.","DOI":"10.1109\/4.896237"},{"key":"BF02995168_CR53","doi-asserted-by":"crossref","unstructured":"Mehr (I.), Singer (L.), \u201cA 55-mW, 10-bit, 40-Msample\/s Nyquist-RateCmos Adc\u201d,Ieee Journal of Solid-State Circuits,35, n\u00b0 3, March 2000.","DOI":"10.1109\/4.826813"},{"key":"BF02995168_CR54","unstructured":"Park (Y-I), Karthikeyan (S.), Tsay (F.), Bartolome (E.), \u201cA 10 b 100 MSample\/sCmos pipelinedAdc with 1.8 V power supply\u201d,Ieee International Solid-State Circuits Conference, Digest of Technical Papers, pp. pp130\u2013131, 439, February 2001."},{"key":"BF02995168_CR55","doi-asserted-by":"crossref","unstructured":"Lauwers (E.), Gielen (G.), \u201cA power estimation model for high-speedCmos a\/d converters\u201d,Design,Automation and Test in Europe Conference and Exhibition Proceedings, 1999, pp. 401\u2013405.","DOI":"10.1145\/307418.307532"},{"key":"BF02995168_CR56","unstructured":"Vleugels (K.), Rabii (S.), Wooley (B.A.), \u201cA 2.5 V broadband multi-bit Sigma Delta modulator with 95 dB dynamic range\u201d,Ieee International Solid-State Circuits Conference, Digest of Technical Papers, pp. 50\u201351, 428, February 2001."},{"key":"BF02995168_CR57","unstructured":"Geerts (Y), Steyaert (M.), Sansen (W.), \u201cA 12-bit 12.5 MS\/s multi-bit Delta SigmaCmos adc\u201d,Proceedings of the Ieee Custom Integrated Circuits Conference, pp.21\u201324, 2000."},{"issue":"12","key":"BF02995168_CR58","doi-asserted-by":"publisher","first-page":"1896","DOI":"10.1109\/4.643648","volume":"32","author":"(T.L.) Brooks","year":"1997","unstructured":"Brooks (T.L.), Robertson (D.H.), Kelly (D.F.), Del Muro (A.), Hartson (S.W.), \u201cA Cascaded Sigma-Delta Pipeline A\/D Converter with 1.25Mhz Signal Bandwidth and 89 dB snr\u201d,Ieee Journal of Solid-State Circuits,32, n\u00b0 12, pp. 1896\u20131906, Dec. 1997.","journal-title":"Ieee Journal of Solid-State Circuits"},{"key":"BF02995168_CR59","unstructured":"Steyaert (M.) et al., \u201cCustom Analog Low Power Design: The problem of low-voltage and mismatch\u201d, inProceedings Ieee-Custom Int. Cire. Conf., CICC97, pp. 285\u2013292, 1997."},{"key":"BF02995168_CR60","unstructured":"Bult (K.), \u201cAnalog design in deep sub-micron CMOS\u201d, inProceedings European Solid-State Circuits Conference, pp. 11\u201317, Sept. 2000."},{"key":"BF02995168_CR61","unstructured":"Kinget (P.), Steyaert (M.), \u201cImpact of transistor mismatch on the speed-accuracy-power trade-off of analogCmos circuits\u201d, inProceedings Custom Integrated Circuits Conference, pp. 333\u2013336, May 1996."},{"issue":"3","key":"BF02995168_CR62","doi-asserted-by":"publisher","first-page":"1433","DOI":"10.1109\/JSSC.1989.572629","volume":"24","author":"(M.J.M.) Pelgrom","year":"1989","unstructured":"Pelgrom (M.J.M.), Duinmaijer (A.C.J.), Welbers (A.P.G.), \u201cMatching properties of mos transistors\u201d, inIeee Journal of Solid-State Circuits, SC-24, n\u00b0 3, pp. 1433\u20131439, Oct. 1989.","journal-title":"Ieee Journal of Solid-State Circuits"},{"key":"BF02995168_CR63","doi-asserted-by":"crossref","unstructured":"Uyttenhove (K.), Steyaert (M.), \u201cDesign of High-Speed Analog-to-Digital Interface in Digital technologies\u201d, inIeee International Conference on Electronics, Circuits, pp. 493\u2013496, Sept. 2001.","DOI":"10.1109\/ICECS.2001.957786"},{"key":"BF02995168_CR64","unstructured":"Ohguro (T.) et al., \u201c0.18 mm low voltage \/ low power rfCmos with zero Vth analog mosfet\u2019s made by undo- ped epitaxial channel technique\u201d,Ieee iedm Tech. Dig., pp. 837\u2013840, 1997."},{"key":"BF02995168_CR65","unstructured":"Sansen (W.), Steyaert (M.), Peluso (V.), Peeters (E.), \u201cToward Sub IV Analog Integrated Circuits in Submicron StandardCmos Technologies\u201d, inIeee International Solid-State Circuits Conference, pp. 186\u2013187 and 435, 1998."},{"issue":"12","key":"BF02995168_CR66","doi-asserted-by":"publisher","first-page":"936","DOI":"10.1109\/4.297698","volume":"29","author":"(J.) Crols","year":"1994","unstructured":"Crols (J.), Steyaert (M), \u201cSwitched-OpAmp: An Approach to Realize FullCmos Switched-Capacitor Circuits at Very Low Power Supply Voltages\u201d,Ieee J. Of Solid-State Circ,29, n\u00b0 12, pp. 936\u2013942, Aug. 1994.","journal-title":"Ieee J. Of Solid-State Circ"},{"issue":"12","key":"BF02995168_CR67","doi-asserted-by":"publisher","first-page":"1887","DOI":"10.1109\/4.735528","volume":"33","author":"(V.) Peluso","year":"1998","unstructured":"Peluso (V.) et al, \u201cA 900-mV Low-Power SD A\/D Converter with 77-dB Dynamic Range\u201d,Ieee J. of Solid- State Circ,33, no 12, pp. 1887\u20131897, Dec. 1998.","journal-title":"Ieee J. of Solid- State Circ"},{"issue":"12","key":"BF02995168_CR68","doi-asserted-by":"publisher","first-page":"1887","DOI":"10.1109\/4.643647","volume":"32","author":"(K.) Bult","year":"1997","unstructured":"Bult (K.), Buchwald (A.), \u201cAn embedded 240-mW 10-bit 50-MS\/sCmos Adc in 1 mm2\u201d,Ieee J. of Solid- State Circ, 32, n\u00b0 12, pp. 1887\u20131895, Dec. 1997.","journal-title":"Ieee J. of Solid- State Circ"},{"key":"BF02995168_CR69","unstructured":"Ali (A.A.), Nagaraj (K.), \u201cCorrection of operational amplifier gain error in pipelined a\/d converters\u201d, inIeee International Symposium on Circuits and Systems, May 2001."},{"key":"BF02995168_CR70","doi-asserted-by":"crossref","unstructured":"Frank (D.J.) et al., \u201cDevice Scaling Limits of Si mosfets and Their Application Dependencies\u201d,in Proceeding of the Ieee Special Issue on The Limits of Semiconductor Technology, pp. 259\u2013288, March 2001.","DOI":"10.1109\/5.915374"},{"key":"BF02995168_CR71","unstructured":"http:\/\/www.hypres.com"},{"key":"BF02995168_CR72","doi-asserted-by":"crossref","unstructured":"Mukhanov (O.A.); Semenov (V.K.), Li (W.), Filippov (T.V.), Gupta (D.), Kadin (A.M.), Brock (D.K.), Kirichenko (A.F.), Polyakov (Y.A.), Vernik (I.V.), \u201cA superconductor high-resolution.Adc\u201d,Ieee Transactions on Applied Superconductivity, 11 Issue: 1 Part: 1, pp. 601\u2013606, March 2001.","DOI":"10.1109\/77.919417"},{"key":"BF02995168_CR73","doi-asserted-by":"crossref","unstructured":"Fujimaki (A.), Nakazono (K.), Hasegawa (H.), Sato (T.), Akahori (A.), Takeuchi (N.), Furuta (E), Katayama (M.), Hayakawa (H.), \u201cBroad Band Software-Defined Radio Receivers Based on Superconductive Devices\u201d,Ieee Transaction on applied superconductivity,11, no 1, March 2001.","DOI":"10.1109\/77.919347"},{"issue":"1","key":"BF02995168_CR74","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/77.919528","volume":"11","author":"Kadin (M.) Alan","year":"2001","unstructured":"Alan Kadin (M.), Cesar Mancini (A.), Marc Feldman (J.), Darren Brock (K.), \u201cCan rsfq logic circuits be scaled to deep submicron junctions ?\u201dApplied Superconductivity,Ieee Transactions on applied superconduc- tivity,11 Issue: 1 Part: 1, pp.1050\u20131055, March 2001,","journal-title":"Applied Superconductivity, Ieee Transactions on applied superconduc- tivity"},{"key":"BF02995168_CR75","doi-asserted-by":"crossref","unstructured":"Cline (D.W.), Gray (P.R.), \u201cA Power Optimized 13-bit 5 Msamples\/s Pipelined Analog to Digital Converter in 1.2 \u03bcmCmos\u201d,Ieee Custom Integrated Circuits Conference, pp. 219\u2013222, May 1995.","DOI":"10.1109\/4.494191"},{"key":"BF02995168_CR76","doi-asserted-by":"crossref","unstructured":"Medeiro (F), P\u00e9rez-Verd\u00dc (A.), Rodriguez-Vazquez (A.), \u201cTop-down design of high-performance sigma- delta modulators\u201d,Kluwer Academic Publishers, 1999.","DOI":"10.1007\/978-1-4757-3003-6"},{"key":"BF02995168_CR77","unstructured":"Bright (W.), \u201c8b 75MSample\/s 70mW Parallel PipelinedAdc Incorporating Double Sampling\u201d,Solid-State Circuits Conference, Feb. 1998."},{"key":"BF02995168_CR78","unstructured":"Sumanen (L.), Waltari (M.), Halonen (K.), \u201cA pipeline a\/d converter for wcdma applications\u201d,Proceedings of International Conference on Electronics, Circuits and Systems, 1999."},{"key":"BF02995168_CR79","doi-asserted-by":"crossref","unstructured":"Abo (A.M.), Gray (P.R.), \u201cA 1.5 V, 10-bit, 14.3-ms\/sCmos Pipeline Analog-to-Digital Converter\u201d,kee jour- nal of solid-state circuits,34, n\u00b0 5, 1999.","DOI":"10.1109\/4.760369"},{"key":"BF02995168_CR80","unstructured":"Choi (H.C.), Park (H.J.), Bae (S-K), Kim (J-W), \u201cA 1.4 V 10-bit 20 Msps pipelined A\/D converter\u201d,International Symposium on Circuits and Systems, 2000."},{"key":"BF02995168_CR81","unstructured":"Nairn (D.G.), \u201cA 10-bit, 3 V, 100ms\/s pipelinedAdc\u201d,Ieee Custom Integrated Circuits Conference, May 21\u201324, 2000."},{"key":"BF02995168_CR82","unstructured":"Hamedi_Hagh (S.), Salama (C.A.T.), \u201cA 10-bit, 50 Msample\/s, low power pipelined A\/D converter for cable modem application\u201d,Ieee International Symposium on Circuits and Systems, May 6\u20139, 2001."},{"key":"BF02995168_CR83","unstructured":"Pan (H.) et al, \u201cA 3.3V, 12b, 50Msample\/s A\/D converter in 0.6 mmCmos with over 80dBSfdr\u201d,Ieee International Solid-State Circuits Conference, 2000."},{"key":"BF02995168_CR84","unstructured":"Singer (L.) et al, \u201cA 12b 65Msample\/sCmos Adc with 82dBSfdr at 120Mhz\u201d,Ieee International Solid-State Circuits Conference, 2000."},{"key":"BF02995168_CR85","doi-asserted-by":"crossref","unstructured":"Jeon (Y-D) et al, \u201cA 12b 50Mhz 3.3VCmos acquisition time minimized A\/D converter\u201d,Asia South Pasific Design Automation Conference, 2000.","DOI":"10.1145\/368434.368832"},{"key":"BF02995168_CR86","doi-asserted-by":"crossref","unstructured":"Ingijo (J.M.), Wooley (B.A.), \u201cA Continuously Calibrated 12-b, 10-MS\/s, 3.3-V A\/D Converter\u201d,Ieee journal of solid-state circuits,33, no 12, december 1998.","DOI":"10.1109\/4.735532"},{"key":"BF02995168_CR87","unstructured":"Choe (M-J), \u201cA 13b 40Msample\/sCmos pipelined foldingAdc with background offset trimming\u201d,Ieee International Solid-State Circuits Conference, 2000."},{"key":"BF02995168_CR88","unstructured":"You (S-B) et al, \u201cA 3.3V 14-bit lOMsps calibration-freeCmos pipelined a\/d converter\u201d,Ieee International Symposium on Circuits and Systems, May 28-May 31, 2000."},{"key":"BF02995168_CR89","unstructured":"Guilherme (J.) et al, \u201cA pipeline 15-b 10-Msample\/s Analog-to-digital converter for adsl applications\u201d,Ieee International Symposium on Circuits and Systems, 2001."},{"key":"BF02995168_CR90","first-page":"10","volume":"33","author":"(A.R. Feldman","year":"1998","unstructured":"Feldman (A.R.) et al, \u201cA 13-Bit, 1.4-ms\/s sigma-delta modulator for rf baseband channel applications\u201d,Ieee journal of solid-state circuits,33, no 10, 1998.","journal-title":"Ieee journal of solid-state circuits"},{"key":"BF02995168_CR91","doi-asserted-by":"crossref","unstructured":"Morizio (J.C.) et al, \u201c14-bit 2.2-MS\/s Sigma-DeltaAdcs\u201d,Ieee journal of solid-state circuits,33, no 7, July 2000.","DOI":"10.1109\/4.848205"},{"key":"BF02995168_CR92","doi-asserted-by":"crossref","unstructured":"Marques (A.) et al, \u201cA 15-b Resolution 2-Mhz Nyquist Rate Sigma DeltaAdc in a 1 umCmos Technology\u201d,Ieee journal of solid-state circuits,33, no 7, July 1998.","DOI":"10.1109\/4.701262"},{"key":"BF02995168_CR93","doi-asserted-by":"crossref","unstructured":"Geerts (Y.) et al, \u201cA 3.3-V, 15-bit, delta-sigmaAdc with a signal bandwidth of 1.1Mhz for adsl applications\u201d,Ieee journal of solid-state circuits,34, n\u00b0 7, July 1999.","DOI":"10.1109\/4.772407"},{"key":"BF02995168_CR94","doi-asserted-by":"crossref","unstructured":"Fujimori (I.) et al, \u201cA 90 dB snr, 2.5Mhz output rateAdc using cascaded multibit delta-sigma modulation at 8x oversampling ratio\u201d,Ieee International Solid-State Circuits Conference, 2000.","DOI":"10.1109\/4.890295"}],"container-title":["Annales Des T\u00e9l\u00e9communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02995168.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/BF02995168\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BF02995168.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T15:07:44Z","timestamp":1725376064000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BF02995168"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,5]]},"references-count":94,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2002,5]]}},"alternative-id":["BF02995168"],"URL":"https:\/\/doi.org\/10.1007\/bf02995168","relation":{},"ISSN":["0003-4347","1958-9395"],"issn-type":[{"type":"print","value":"0003-4347"},{"type":"electronic","value":"1958-9395"}],"subject":[],"published":{"date-parts":[[2002,5]]}}}