{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T12:47:28Z","timestamp":1649076448346},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[1993,9,1]],"date-time":"1993-09-01T00:00:00Z","timestamp":746841600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["New Gener Comput"],"published-print":{"date-parts":[[1993,9]]},"DOI":"10.1007\/bf03037178","type":"journal-article","created":{"date-parts":[[2009,4,22]],"date-time":"2009-04-22T02:28:04Z","timestamp":1240367284000},"page":"251-269","source":"Crossref","is-referenced-by-count":0,"title":["UNIRED II: The high performance inference processor for the parallel inference machine PIE64"],"prefix":"10.1007","volume":"11","author":[{"given":"Kentaro","family":"Shimada","sequence":"first","affiliation":[]},{"given":"Hanpei","family":"Koike","sequence":"additional","affiliation":[]},{"given":"Hidehiko","family":"Tanaka","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"BF03037178_CR1","unstructured":"Shimada, K., Koike, H. and Tanaka, H., \u201cThe Instruction Set Architecture of the Inference Processor UNIRED II,\u201dProc. of IFIP Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, IFIP Transaction A-23, North-Holland, pp. 117\u2013128, 1993."},{"key":"BF03037178_CR2","unstructured":"Shimada, K., \u201cInference Processor UNIRED II Design Specification, Volume I. Architecture\u201d (in Japanese),Technical Report, TRIE-92-2, Information Engineering Course, Graduates School of Engineering, University of Tokyo, 1992."},{"key":"BF03037178_CR3","unstructured":"Koike, H. and Tanaka, H., \u201cMulti-Context Processing and Data Balancing Mechanism of the Parallel Inference Machine PIE64,\u201dProc. of Fifth Generation Computer Systems 1988, ICOT, pp. 970\u2013977, 1988."},{"key":"BF03037178_CR4","doi-asserted-by":"crossref","unstructured":"Takahashi, E., Shimizu, T., Koike, H. and Tanaka, H., \u201cA Study of a High Bandwidth and Low Latency Interconnection Network in PIE64,\u201dProc. of Pacific Rim Conference on Communications, Computers and Signal Processing, IEEE, pp. 5\u20138, 1991.","DOI":"10.1109\/PACRIM.1991.160667"},{"key":"BF03037178_CR5","unstructured":"Shimizu, T., Koike, H. and Tanaka, H., \u201cDetails of the Network Interface Processor for PIE64\u201d (in Japanese),SIG Reports on Computer Architecture, 87\u20135, IPSJ, 1991."},{"key":"BF03037178_CR6","unstructured":"Nilsson, M. and Tanaka, H., \u201cMassively Parallel Implementation of Flat GHC on the Connection Machine,\u201dProc. of Fifth Generation Computer Systems 1988, ICOT, pp. 1031\u20131040, 1988."},{"key":"BF03037178_CR7","doi-asserted-by":"crossref","unstructured":"Chikayama, T., Sato, H. and Miyazaki, T., \u201cOverview of the Parallel Inference Machine Operating System (PIMOS),\u201dProc. of the International Conference on Fifth Generation Computer Systems 1988, ICOT, pp. 230\u2013251, 1988.","DOI":"10.1007\/978-1-4471-3156-4_25"},{"key":"BF03037178_CR8","unstructured":"Shapiro, Ehud Y., \u201cA Subset of Concurrent Prolog and Its Interpreter,\u201dTechnical Report, TR-003, Institution for New Generation Computer Technology, 1983."},{"key":"BF03037178_CR9","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Lim, B., Kranz, D. and Kubiatowicz, J., \u201cAPRIL: A Processor Architecture for Multiprocessing,\u201dProc. of the 17th International Symposium on Computer Architecture, IEEE, pp. 104\u2013114, 1990.","DOI":"10.1145\/325164.325119"},{"key":"BF03037178_CR10","doi-asserted-by":"crossref","unstructured":"Weber, W. D. and Gupta, A., \u201cExploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results,\u201dProc. of the 16th Annual International Symposium on Computer Architecture, ACM, pp. 273\u2013280, 1989.","DOI":"10.1109\/ISCA.1989.714562"},{"key":"BF03037178_CR11","doi-asserted-by":"crossref","unstructured":"Jordan, H. F., \u201cPerformance Measurements on HEP\u2014A Pipelined MIMD Computer,\u201dProc. of the 10th Annual International Symposium on Computer Architecture, ACM, pp. 207\u2013212, 1983.","DOI":"10.1145\/1067651.801657"},{"key":"BF03037178_CR12","doi-asserted-by":"crossref","unstructured":"Halstead, R. and Fujita, T., \u201cMASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing,\u201dProc. of the 15th International Symposium of Computer Architecture, IEEE, pp. 443\u2013451, 1988.","DOI":"10.1109\/ISCA.1988.5255"},{"issue":"6","key":"BF03037178_CR13","doi-asserted-by":"crossref","first-page":"825","DOI":"10.1109\/12.24291","volume":"38","author":"K. Shimizu","year":"1989","unstructured":"Shimizu, K., Goto, E. and Ichikawa, S., \u201cCPC (Cyclic Pipeline Computer)\u2014An Architecture Suited for Josephson and Pipelined-Memory Machines,\u201dTransactions on Computers, 38, 6, IEEE, pp. 825\u2013832, 1989.","journal-title":"Transactions on Computers"},{"key":"BF03037178_CR14","unstructured":"Kimura, Y. and Chikayama, T., \u201cAn Abstract KL1 Machine and Its Instruction Set,\u201dProc. of the 1987 Symposium on Logic Programming, pp. 468\u2013477, 1987."},{"key":"BF03037178_CR15","unstructured":"Harsat, A. and Ginosar, R., \u201cCARMEL-2: A Second Generation VLSI Architecture for Flat Concurrent Prolog,\u201dProc. of the International Conference on Fifth Generation Computer Systems 1988, ICOT, pp. 962\u2013969, 1988."},{"key":"BF03037178_CR16","doi-asserted-by":"crossref","unstructured":"Benker, H. et al., \u201cKCM:A Knowledge Crunching Machine,\u201dProc. of the 16th International Symposium on Computer Architecture, pp. 186\u2013194, 1989.","DOI":"10.1109\/ISCA.1989.714553"},{"key":"BF03037178_CR17","doi-asserted-by":"crossref","unstructured":"Holmer, B. K., Sano, B., Carlton, M., Roy, P. V., Haygood, R., Bush, W. R. and Despain, A. M., \u201cFast Prolog with an Extended General Purpose Architecture,\u201dProc. of the 17th International Symposium of Computer Architecture, IEEE, pp. 282\u2013291, 1990.","DOI":"10.1145\/325096.325154"},{"key":"BF03037178_CR18","unstructured":"Shinogi, T., Kumon, K., Hattori, A., Goto, A., Kimura, Y. and Chikayama, T., \u201cMACRO-CALL Instruction for the Efficient KL1 Implementation on PIM,\u201dProc. of the International Conference on Fifth Generation Computer Systems 1988, ICOT, pp. 953\u2013961, 1988."},{"key":"BF03037178_CR19","unstructured":"Nakashima, H., Takeda, Y. and Nakajima, K., \u201cArchitecture of PIM\/m Processor Element\u201d (in Japanese),Technical Report, TR-564, Institute for New Generation Computer Technology, 1990."}],"container-title":["New Generation Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03037178.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF03037178\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03037178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T00:52:31Z","timestamp":1558572751000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF03037178"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,9]]},"references-count":19,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[1993,9]]}},"alternative-id":["BF03037178"],"URL":"https:\/\/doi.org\/10.1007\/bf03037178","relation":{},"ISSN":["0288-3635","1882-7055"],"issn-type":[{"value":"0288-3635","type":"print"},{"value":"1882-7055","type":"electronic"}],"subject":[],"published":{"date-parts":[[1993,9]]}}}