{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T22:14:41Z","timestamp":1649024081819},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[1990,2,1]],"date-time":"1990-02-01T00:00:00Z","timestamp":633830400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["NGCO"],"published-print":{"date-parts":[[1990,2]]},"DOI":"10.1007\/bf03037206","type":"journal-article","created":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T22:48:42Z","timestamp":1240354122000},"page":"197-218","source":"Crossref","is-referenced-by-count":2,"title":["CARMEL-2: A second generation VLSI architecture for Flat Concurrent Prolog"],"prefix":"10.1007","volume":"7","author":[{"given":"Arie","family":"Harsat","sequence":"first","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"BF03037206_CR1","unstructured":"Harsat, A. and Ginosar, R., \u201cGARMEL-2: A Second Generation VLSI Architecture for Flat Concurrent Prolog,\u201dProc. of the Int. conf on Fifth Generation Computer Systems (FGCS\u201988), Vol. 3, ICOT, Tokyo, Nov. 28-Dec. 2, pp. 962\u2013969, 1988."},{"key":"BF03037206_CR2","doi-asserted-by":"crossref","unstructured":"Shapiro, E., \u201cConcurrent Prolog: a Progress report,\u201dIEEE Computer, pp. 44\u201358, August, 1986.","DOI":"10.1109\/MC.1986.1663307"},{"key":"BF03037206_CR3","unstructured":"Mierowsky, C., S. Taylor, E. Shapiro, Levy, J. and Safra, M., \u201cThe Design and Implementation of Flat Concurrent Prolog,\u201dWeizmann Institutes Technical Report, CS85-09, Rehovot, 1986."},{"key":"BF03037206_CR4","doi-asserted-by":"crossref","unstructured":"Clark, K. L. and Gregory, S., \u201cParlog: Parallel Programming in Logic\u201d,ACM Tran. on Programming Languages, Vol. 8, No. 1, 1986.","DOI":"10.1145\/5001.5390"},{"key":"BF03037206_CR5","unstructured":"Ueda, K., \u201cGuarded Horn Clauses,\u201dICOT Technical Report, 103, 1985. Also Chapter 4 inConcurrent Prolog\u2014Collected Papers (Shapiro, E. ed), Vol. 1, MIT Press, pp. 140\u2013156, 1987."},{"key":"BF03037206_CR6","unstructured":"Taylor, S. and Shapiro, E., \u201cAn Improved Parallel Execution Algorithm for Flat Concurrent Prolog,\u201dTR CS88-09, Department of Computer Science, The Weizmann Institute of Science, Rehovot, June, 1988."},{"key":"BF03037206_CR7","unstructured":"Bar-On, U., \u201cA Distributed Implementation of Flat Concurrent Prolog,\u201dMsc thesis, CS86-00, Weizmann Institute of Science, Jan., 1986."},{"key":"BF03037206_CR8","unstructured":"Alkalaj, L. and Shapiro, E., \u201cAn Architectural Model for a Flat Concurrent Prolog Processor,\u201dProc. of the 5th Int. Conf. and Symp. on Logic Programming, Vol. 2, MIT Press, Seattle, pp. 1279\u20131297, Aug. 15\u201319, 1988."},{"key":"BF03037206_CR9","unstructured":"Tinker, P. A., \u201cThe Design and Implementation of an Or-Parallel Logic Programming System,\u201dPh. D thesis, University of Utah, Aug., 1987."},{"key":"BF03037206_CR10","unstructured":"Lusk, E., Butler, R., Disz, T., Olson, R., Overbeek, R., Stevens, R., Warren, D. H. D., Calderwood, A., Szeredi, P., Haridi, S., Brand, P., Carlsson, M., Ciepielewski, A., and Hausman, B., \u201cThe Aurora Or-Parallel Prolog System,\u201dProc. of the Int. Conf. on Fifth Generation Computer Systems (FGCS\u201988) Vol. 3, ICOT, Tokyo, Nov. 28\u2013Dec. 2, pp. 819\u2013830, 1988."},{"key":"BF03037206_CR11","unstructured":"Shen, K. and Warren, D. H. D., \u201cA Simulation Study of the Argonne Model for OR-parallel Execution of Prolog,\u201dProc. of the 4th Symposium on Logic Programming, IEE, San Francisco, pp. 54\u201369, Sep., 1987."},{"key":"BF03037206_CR12","unstructured":"Baron, U., Chassin, J., Hailperin, M., Ratcliffe, M., Rovert, P., Syre, JC. and Westphal, H., \u201cThe Parallel ECRC Prolog System PEPSys: An Overview and Evaluation Results,\u201dProc. of the Int. Conf. on Fifth Generation Computer Systems (FGCS\u201988), Vol. 3, ICOT, Tokyo, Nov. 28\u2013Dec. 2, pp. 841\u2013850, 1988."},{"key":"BF03037206_CR13","unstructured":"Kimura, Y. and Chikayama, T., \u201cAn Abstract KL 1 Machine and its Instruction Set,\u201dProc. Symposium on Logic Programming, IEEE, pp. 468\u2013477, 1987."},{"key":"BF03037206_CR14","unstructured":"Koike, H. and Tanaka, H., \u201cMulti-Context Processing and Data Balancing Mechanism of the Parallel Inference Machine PIE64,\u201dProc. of the Int. Conf. on Fifth Generation Computer Systems (FGCS\u201988), Vol. 3, ICOT, Tokyo, Nov. 28\u2013Dec. 2, pp. 970\u2013977, 1988."},{"key":"BF03037206_CR15","doi-asserted-by":"crossref","unstructured":"Goto, A., Sato, M., Nakajima, K., Taki, K., and Matsumoto, A., \u201cOverview of the Parallel Inference Machine Architecture (PIM),\u201dProc. of the Int. Conf. on Fifth Generation Computer Systems (FGCS\u201988), Vol. 1 ICOT, Tokyo, Nov. 28\u2013Dec. 2, pp. 208\u2013229, 1988.","DOI":"10.1007\/978-1-4471-3156-4_24"},{"key":"BF03037206_CR16","doi-asserted-by":"crossref","unstructured":"Tarui, T., Maruyama, T., and Tanaka, H., \u201cA Preliminary Evaluation of a Parallel Inference Machine for Stream Parallel Languages,\u201dProc. of the 4th Symposium on Logic Programming, IEEE, San Francisco, pp. 132\u2013147, Sep., 1987.","DOI":"10.1007\/3-540-19426-6_10"},{"key":"BF03037206_CR17","unstructured":"Nilsson, M. and Tanaka, H., \u201cMassively Parallel Implementation of Flat GHC on the Connection Machine,\u201dProc. of the Int. Conf. on Fifth Generation Computer Systems (FGCS\u201988), Vol. 3, ICOT, Tokyo, Nov. 28\u2013Dec. 2, pp. 1031\u20131040, 1988."},{"key":"BF03037206_CR18","unstructured":"Harsat, A., \u201cArchitecture-Oriented Execution Analysis of Flat Concurrent Prolog,\u201dTechnion, Israel Institute of Technology, M. Sc thesis, Haifa, Israel, July, 1987."},{"key":"BF03037206_CR19","unstructured":"Katevenis, M. G. H., \u201cReduced Instruction Set Computer Architectures for VLSI,\u201dACM Doctoral Dissertation Award, MIT Press, 1984."},{"key":"BF03037206_CR20","doi-asserted-by":"crossref","unstructured":"Gimarc, C. E. and Milutinovic, V. M., \u201cA Survey of RISC Processors and Computers of the Mid-1980s,\u201dIEEE Computer pp. 59\u201369, Sep., 1987.","DOI":"10.1109\/MC.1987.1663695"},{"key":"BF03037206_CR21","doi-asserted-by":"crossref","unstructured":"Ginosar, R. and Harsat, A., \u201cCARMEL-1: A VLSI Architecture for Flat Concurrent Prolog,\u201d inVLSI for Artificial Intelligence (Delgado-Frias, J. G. and Moore, W. R. eds.), Kluwer Academic Publishers (KAP), pp. 27\u201337, 1988.","DOI":"10.1007\/978-1-4613-1619-0_3"},{"key":"BF03037206_CR22","unstructured":"Kliger, S., \u201cTowards A Native-Code Compiler for Flat Concurrent Prolog,\u201dWeizmann Institute MSc thesis, Rehovot, Israel, 1987."},{"key":"BF03037206_CR23","unstructured":"Houri, A. and Shapiro, E., \u201cA Sequencial Abstract Machine for Flat Concurrent Prolog,\u201d inConcurrent Prolog\u2014Collected Papers (Shapiro, E. ed.), Vol. 2, MIT Press, pp. 513\u2013574, 1987."},{"key":"BF03037206_CR24","unstructured":"Kliger, S. and Shapiro, E., \u201cA Decision Tree Compilation Algorithm for FCP (\u00a6,:,?),\u201dProc. of the 5th Int. Conf. and Symp. on Logic Programming, Vol. 2, MIT Press, Seattle, Aug., 15\u201319, 1988."},{"key":"BF03037206_CR25","doi-asserted-by":"crossref","unstructured":"Appleby, K., Carlsson, M., Haridi, S., and Sahlin, D., \u201cGarbage Collection for Prolog Based on WAM,\u201dCommunications of the ACM, ACM, pp. 719\u2013741, June, 1988.","DOI":"10.1145\/62959.62968"},{"key":"BF03037206_CR26","doi-asserted-by":"crossref","unstructured":"Ungar, D., Blau, R., Foley, P., Samples, D., and Patterson, D., \u201cArchitecture of SOAR: Smalltalk on a RISC,\u201d11th Int\u2019l Sym. on Computer Architecture, ACM, pp. 188\u2013197, June, 1984.","DOI":"10.1145\/773453.808182"},{"key":"BF03037206_CR27","doi-asserted-by":"crossref","unstructured":"Kaneda, Y., Tamura, N., Wada, K., Matsuda, H., Kou, S., and Maekawa, S., \u201cSequencial Prolog Machine PEK,\u201dNew Generation Computing, Vol. 4, Ohmsha, pp. 51\u201366, 1986.","DOI":"10.1007\/BF03037382"},{"key":"BF03037206_CR28","doi-asserted-by":"crossref","unstructured":"Civera, P., Piccinini, G., and Zamboni, M., \u201cImplementation Studies for a VLSI Prolog Coprocessor,\u201dMicro, IEEE, pp. 10\u201323, Feb., 1989.","DOI":"10.1109\/40.16791"},{"key":"BF03037206_CR29","doi-asserted-by":"crossref","unstructured":"Nakazaki, R., Konagaya, A., Habata, S., Shimazu, H., Umemura, M., Yamamoto, M., Yokota, M., and Chikayama, T., \u201cDesign of a High-speed Prolog Machine (HPM),\u201dProc. of the 12th Int\u2019l Symposium on Computer Architecture, pp. 191\u2013197, 1985.","DOI":"10.1145\/327070.327163"},{"key":"BF03037206_CR30","unstructured":"Nakashima, H. and Nakajima, K., \u201cHardware Architecture of The Sequencial Inference Machine: PSI-II,\u201dProc. of the 4th Symposium on Logic Programming, IEEE, San Francisco, pp. 104\u2013113, Sep., 1987."},{"key":"BF03037206_CR31","doi-asserted-by":"crossref","unstructured":"Dobry, T. P., Despain, A. M., and Patt, Y. N., \u201cPerformance Studies of a Prolog Machine Architecture,\u201dProc. of the 12th Int\u2019l Symposium on Computer Architecture, pp. 180\u2013190, 1985.","DOI":"10.1145\/327070.327161"},{"key":"BF03037206_CR32","unstructured":"Habata, S., Nakazaki, R., Konagaya, A., Atarashi, A., and Umemura, M., \u201cCo-Operative High Performance Sequencial Inference Machine: CHI,\u201dInt. Conf. on Computer Design, IEEE, pp. 601\u2013604, Oct., 1987."},{"key":"BF03037206_CR33","unstructured":"Cheng, C. Y., Chen, C., and Fu, H. C., \u201cRPM: A Fast RISC Type Prolog Machine,\u201dCompEuro VLSI and Computers, IEEE, Hamburg, pp. 95\u201398, 1987."},{"key":"BF03037206_CR34","unstructured":"Yamaguchi, S., Bandoh, T., Kurosawa, K., and Morioka, M., \u201cArchitecture of High Performance Integrated Prolog Processor IPP,\u201dProc. of Fall Joint Computer Conf., IEEE, pp. 175\u2013182, Oct., 1987."}],"container-title":["New Generation Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03037206.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF03037206\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03037206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T20:52:31Z","timestamp":1558558351000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF03037206"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,2]]},"references-count":34,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1990,2]]}},"alternative-id":["BF03037206"],"URL":"https:\/\/doi.org\/10.1007\/bf03037206","relation":{},"ISSN":["0288-3635","1882-7055"],"issn-type":[{"value":"0288-3635","type":"print"},{"value":"1882-7055","type":"electronic"}],"subject":[],"published":{"date-parts":[[1990,2]]}}}