{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,4]],"date-time":"2023-01-04T06:42:10Z","timestamp":1672814530418},"reference-count":51,"publisher":"Springer Science and Business Media LLC","issue":"7-8","license":[{"start":{"date-parts":[[2004,7,1]],"date-time":"2004-07-01T00:00:00Z","timestamp":1088640000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2004,7,1]],"date-time":"2004-07-01T00:00:00Z","timestamp":1088640000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Ann. T\u00e9l\u00e9commun."],"published-print":{"date-parts":[[2004,7]]},"DOI":"10.1007\/bf03180022","type":"journal-article","created":{"date-parts":[[2021,7,7]],"date-time":"2021-07-07T06:33:22Z","timestamp":1625639602000},"page":"784-806","source":"Crossref","is-referenced-by-count":0,"title":["A generic architecture model based-methodology for an efficient design of hardware\/software application-specific multiprocessor System-on-Chip"],"prefix":"10.1007","volume":"59","author":[{"given":"Nacer-Eddine","family":"Zergainoh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amer","family":"Baghdadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed Amine","family":"Jerraya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"BF03180022_CR1","unstructured":"Antoniazzi (S.),et al., \u201cHardware\/Software codesign for embedded telecom system\u201d, inicdd\u201994, October 1994."},{"issue":"9","key":"BF03180022_CR2","doi-asserted-by":"publisher","first-page":"822","DOI":"10.1109\/TSE.2002.1033223","volume":"28","author":"A. Baghdadi","year":"2002","unstructured":"Baghdadi (A.),Zergainoh (N.),Cesario (W.),Jerraya (A.), \u201cCombining a performance estimation methodology with a hardware\/software codesign flow supporting multiprocessor systems\u201d,ieeeTransactions on Software Engineering,28, 9, September 2002 pp. 822\u2013831.","journal-title":"Xieee Transactions on Software Engineering"},{"key":"BF03180022_CR3","unstructured":"Baghdadi (A.),Zergainoh (N.),Lyonnard (D.),Jerraya (A.), \u201cAn Efficient Architecture Model for Systematic Design of Application-Specific Multiprocessor Soc\u201d, indate\u201901, March 2001."},{"key":"BF03180022_CR4","unstructured":"Baghdadi (A.),Zergainoh (N.),Jerraya (A.), \u201cExploration et conception syst\u00e9matique d\u2019architectures multiprocesseurs monopuces d\u00e9di\u00e9es \u00e0 des applications sp\u00e9cifiques\u201d, 3\u00e8me Colloque decao de circuits et syst\u00e8mes int\u00e9gr\u00e9s. Paris Mai 2002."},{"key":"BF03180022_CR5","doi-asserted-by":"crossref","unstructured":"Balarin (F.),et al., Hardware-Software Co-design of Embedded Systems \u2014 Thepolis Approach,Kluwer Academic Publishers, 1997.","DOI":"10.1007\/978-1-4615-6127-9"},{"key":"BF03180022_CR6","doi-asserted-by":"crossref","unstructured":"Bergamaschi (R.),Lee (W.), \u201cDesigning Systems-on-Chip Using Cores\u201d, Indac\u201900, June 2000.","DOI":"10.1145\/337292.337526"},{"key":"BF03180022_CR7","doi-asserted-by":"crossref","unstructured":"Brunel (J-Y.),et al., \u201ccosy Communicationip\u2019s\u201d, Indac\u201900, June 2000.","DOI":"10.1145\/337292.337515"},{"key":"BF03180022_CR8","doi-asserted-by":"crossref","unstructured":"Chou (P.H.),et al., \u201cThe Chinook Hw-Sw co-synthesis system\u201d, Inisss\u201995, September 1995.","DOI":"10.1145\/224486.224491"},{"key":"BF03180022_CR9","unstructured":"Cesario (W.),et al., \u201chw\/sw interfaces design of avdsl modem using automatic refinement of a virtual architecture specification into a multiprocessor SoC: a case study\u201d-Publ. in-Design,Automation and Test in Europe (date\u201902), Paris, France, March 4\u20138, 2002."},{"key":"BF03180022_CR10","doi-asserted-by":"crossref","unstructured":"Cesario (W.),et al., \u201cComponent-based design approach for multi-core SoCs,\u201d indac\u201902, June 2002.","DOI":"10.1145\/513918.514115"},{"key":"BF03180022_CR11","doi-asserted-by":"crossref","unstructured":"Cai (L),Gajski (D.), \u201cTransaction Level Modeling: An Overview\u201d inisss-codes\u201903, October 2003.","DOI":"10.1145\/944645.944651"},{"key":"BF03180022_CR12","doi-asserted-by":"crossref","unstructured":"Dally (W.),Towles (B.), \u201cRoute Packet, noet wires: on-chip interconnection networks,\u201d indac\u201901, June 2001.","DOI":"10.1145\/378239.379048"},{"key":"BF03180022_CR13","doi-asserted-by":"crossref","unstructured":"De Alfaro (L.),Henzinger (T.), \u201cInterface theories for component-based design. Inemsoft\u201901, Springer-Verlag, 2001, pp. 148\u2013165.","DOI":"10.1007\/3-540-45449-7_11"},{"issue":"4","key":"BF03180022_CR14","first-page":"10","volume":"14","author":"G. De Micheli","year":"1994","unstructured":"De Micheli (G.), \u201cComputer-aided hardware-software codesign\u201d,ieeeMicro,14 4):10\u201316, August 1994.","journal-title":"Xieee Micro"},{"key":"BF03180022_CR15","unstructured":"Fu (J.), et al., \u201cA Java-Based Distributed System Framework forrt Development\u201d inicdcsWorkshop on Distributed RT Systems 2000."},{"key":"BF03180022_CR16","doi-asserted-by":"crossref","unstructured":"Gasteier (M.),Glesner (M.), \u201cbus-based communication synthesis on system-level,\u201dacmTrans. ondaes,4, no 1, 1999.","DOI":"10.1145\/298865.298866"},{"key":"BF03180022_CR17","unstructured":"Genoe (M.)et al., \u201cExperiences ofip Reuse in System-on-Chip Design foradsl\u201d, Inisscc\u201999, February 1999."},{"key":"BF03180022_CR18","doi-asserted-by":"crossref","unstructured":"Gerin (P.)et al., \u201cScalable and Flexible Cosimulation of SoC Designs with Heterogeneous Multiprocessor Target Architectures\u201d, In theasp-dac\u201901, January\/February 2001.","DOI":"10.1145\/370155.370276"},{"key":"BF03180022_CR19","doi-asserted-by":"crossref","unstructured":"Gupta (R.),De Micheli (G.), \u201cSpecification and Analysis of Constraints for Hw-Sw Co-synthesis\u201d,ieeeTrans. oncad, March 1997.","DOI":"10.1109\/43.594830"},{"key":"BF03180022_CR20","doi-asserted-by":"crossref","unstructured":"Gupta (R.),Zorian (Y.), \u201cIntroduction to Core-Based Design\u201d,ieeeDesign and Test of Computers, October 1997.","DOI":"10.1109\/54.632877"},{"key":"BF03180022_CR21","unstructured":"Hsiung (P.),Lee (T.),Su (F.), \u201cFormal Synthesis and Code Generation of Real-Time Embedded Software using Time-Extended Quasi-Static Scheduling\u201d,apsec\u201902."},{"key":"BF03180022_CR22","doi-asserted-by":"crossref","unstructured":"Jerraya (A.)et al., Embedded Software for SoC\u00bb, Kluwer Academic Publishers, October 2003.","DOI":"10.1007\/b105739"},{"key":"BF03180022_CR23","doi-asserted-by":"crossref","unstructured":"Knudsen (P.) and Madsen (J.), \u201cIntegrating Communication protocol selection with Hw\/Sw codesign\u201d inieee Trans. on cad, August 1999.","DOI":"10.1109\/43.775629"},{"key":"BF03180022_CR24","doi-asserted-by":"crossref","unstructured":"Gauthier (L.),Yoo (S.),Jerraya (A.), \u00abAutomatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software\u00bb,tcad, ieeeTrans. oncad,20, no 11, November 2001.","DOI":"10.1109\/43.959858"},{"key":"BF03180022_CR25","doi-asserted-by":"crossref","unstructured":"Lennard (C.),et al., \u201cStandards for System-Level Design: Practical Reality or Solution in Search of a Question\u201d, Indate\u201900, March 2000.","DOI":"10.1145\/343647.343859"},{"key":"BF03180022_CR26","unstructured":"Madsen (J.),et al., \u201cycos: the Lyngby Co-synthesis System\u201d,date\u201997, March 1997."},{"key":"BF03180022_CR27","doi-asserted-by":"crossref","unstructured":"Notbauer (J.),et al. \u201cVerification and Management of a Multimillion-Gate Embedded Core Design\u201d, indac\u201999, June 1999.","DOI":"10.1145\/309847.309972"},{"key":"BF03180022_CR28","doi-asserted-by":"crossref","unstructured":"Ortega (R.),Borriello (G.), \u201cCommunication synthesis for distributed embedded systems,\u201d iniccad\u201998, 1998.","DOI":"10.1145\/288548.289067"},{"key":"BF03180022_CR29","unstructured":"\u00d6sterling (A.),et al., Hw\/Sw Codesign Principles and Practice, Chapter: Thecosyma System, Kluwer Academic Publishers, 1997."},{"key":"BF03180022_CR30","unstructured":"Patterson (D.),Hennessy (J.), Computer Organization and Design: The Hw\/SW Interface, Second Edition, Morgan Kaufmann Publishers, 1997."},{"key":"BF03180022_CR31","doi-asserted-by":"crossref","unstructured":"Sangiovanni-Vincentelli (A.)et al., \u201cFormal Models for Communication-based Design\u201d, Proceedings ofconcur\u201900, August, 2000.","DOI":"10.1007\/3-540-44618-4_4"},{"key":"BF03180022_CR32","doi-asserted-by":"crossref","unstructured":"Semeria (L.),Ghosh (A.), \u201cMethodology for Hardware\/Software Co-verification in C\/C++\u201d, inasp-dac\u201900, January 2000.","DOI":"10.1145\/368434.368712"},{"key":"BF03180022_CR33","unstructured":"Van Rompaey (K.),et al., \u201cCoWare -A Design Environment for Heterogeneous Hw\/Sw Systems\u201d, ineuro-dac\u201996, September 1996."},{"key":"BF03180022_CR34","doi-asserted-by":"crossref","unstructured":"Vercauteren (S.),et al., \u201cConstructing Application-Specific Heterogeneous Embedded Architectures from Custom Hardware\/Software Applications\u201d, Indac\u201996, June 1996.","DOI":"10.1145\/240518.240617"},{"key":"BF03180022_CR35","doi-asserted-by":"crossref","unstructured":"Wakabayashi (K.),Okamoto (T.), \u201cC-Based SoC Design Flow andeda Tools: Anasic and System Vendor Perspective\u201d,ieeeTransactions oncad ofics,19, no 12, December 200.","DOI":"10.1109\/43.898829"},{"key":"BF03180022_CR36","doi-asserted-by":"crossref","unstructured":"Wolf (W.), \u201cHow Many System Architectures\u201d,ieeeComputer 2003.","DOI":"10.1109\/MC.2003.1185227"},{"key":"BF03180022_CR37","unstructured":"Wolf (W.), \u201cA Decade of Hw\/Sw Codesign\u201d,ieeeComputer 2003."},{"key":"BF03180022_CR38","doi-asserted-by":"crossref","unstructured":"Yen (T.),Wolf (W.), \u201cCommunication synthesis for distributed embedded systems\u201d, iniccad\u201995, 1995.","DOI":"10.1145\/224486.224488"},{"key":"BF03180022_CR39","unstructured":"Yoo (S.),Jerraya (A.), \u201cIntrocuction to Hardware Abstraction Layers\u201d for SoC.date\u201903, March 2003."},{"key":"BF03180022_CR40","doi-asserted-by":"crossref","unstructured":"Zergainoh (N.),et al., Framework for System Design, Validation and Fast Prototyping of SoCs, chapter in Architecture and Design of Distributed Embedded Systems,Kluwer Academic Publishers, April 2001.","DOI":"10.1007\/978-0-387-35409-5_10"},{"key":"BF03180022_CR41","doi-asserted-by":"crossref","unstructured":"Zhu (X.),Malik (S.), \u201cA hierarchical modeling framework for on-chip communication architectures\u201d,iccad\u201902, 2002.","DOI":"10.1145\/774572.774670"},{"key":"BF03180022_CR42","unstructured":"arm, Inc.amba\u2122, Available: http:\/\/www.arm.com\/."},{"key":"BF03180022_CR43","unstructured":"Cadence Inc.,vcc available at http:\/\/www.cadence.com."},{"key":"BF03180022_CR44","unstructured":"ibm, -Packet Routing Switch, Available: http:\/\/www.chips.ibm.com\/"},{"key":"BF03180022_CR45","unstructured":"CoreConnect\u2122 Bus, Available: http:\/\/www.chips.ibm.com\/"},{"key":"BF03180022_CR46","unstructured":"majctm, Available: http:\/\/www.sun.com\/microelectronics\/MAJC\/"},{"key":"BF03180022_CR47","unstructured":"vhdl system Simulator, http:\/\/www.synopsys.com\/products\/"},{"key":"BF03180022_CR48","unstructured":"Sonics, Available: http:\/\/www.sonicsinc.com\/."},{"key":"BF03180022_CR49","unstructured":"vsi Alliance\u2122, Available: www.vsi.org\/resources\/techdocs\/vsi-or.pdf."},{"key":"BF03180022_CR50","doi-asserted-by":"crossref","unstructured":"Gangwal (O.)et al., \u201cA Scalable and Flexible Data Synchronization Scheme for Shared-Memory System\u201d, inisss\u201901, October 2001.","DOI":"10.1145\/500001.500003"},{"key":"BF03180022_CR51","unstructured":"Diaz-Nava (M.),Okvist (G.S.), \u201cthe Zipper prototype: A Complete and Flexiblevdsl Multi-carrier Solution\u201d,stJournal special issueXdsl, September 2001."}],"container-title":["Annales Des T\u00e9l\u00e9communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03180022.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/BF03180022\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03180022.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,3]],"date-time":"2023-01-03T03:53:16Z","timestamp":1672717996000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BF03180022"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,7]]},"references-count":51,"journal-issue":{"issue":"7-8","published-print":{"date-parts":[[2004,7]]}},"alternative-id":["BF03180022"],"URL":"https:\/\/doi.org\/10.1007\/bf03180022","relation":{},"ISSN":["0003-4347","1958-9395"],"issn-type":[{"value":"0003-4347","type":"print"},{"value":"1958-9395","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004,7]]}}}