{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:32:36Z","timestamp":1756463556225,"version":"3.40.3"},"reference-count":68,"publisher":"Springer Science and Business Media LLC","issue":"11-12","license":[{"start":{"date-parts":[[2006,12,1]],"date-time":"2006-12-01T00:00:00Z","timestamp":1164931200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Ann. Telecommun."],"published-print":{"date-parts":[[2006,12]]},"DOI":"10.1007\/bf03219903","type":"journal-article","created":{"date-parts":[[2012,7,20]],"date-time":"2012-07-20T12:11:00Z","timestamp":1342786260000},"page":"1422-1457","source":"Crossref","is-referenced-by-count":17,"title":["Yield and reliability issues in nanoelectronic technologies","Rendement et Fiabilit\u00e9 dans les Technologies Nano\u00e9lectroniques"],"prefix":"10.1007","volume":"61","author":[{"given":"Denis","family":"Teixeira Franco","sequence":"first","affiliation":[]},{"given":"Jean-Fran\u00e7ois","family":"Naviner","sequence":"additional","affiliation":[]},{"given":"Lirida","family":"Naviner","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"10","key":"BF03219903_CR1","doi-asserted-by":"crossref","first-page":"1858","DOI":"10.1109\/JPROC.2005.853549","volume":"93","author":"(J.) Gea-Banacloche","year":"2005","unstructured":"Gea-Banacloche (J.), Kish (L.B.), Future directions in electronic computing and information processing.Proceedings of the IEEE,93(10), pp. 1858\u20131863, Oct. 2005.","journal-title":"Proceedings of the IEEE"},{"issue":"1","key":"BF03219903_CR2","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MCD.2005.1388765","volume":"21","author":"(T.) Skotnicki","year":"2005","unstructured":"Skotnicki (T.), Hutchby (J.A.), King (T.-J.), Wong (H.-S.P.), B\u0152uf (F.), The end ofCmos scaling: toward the introduction of new materials and structural changes to improveMosfet performance.,IEEE Circuits and Devices Magazine,21(1), pp. 16\u201326, Jan.\u2013Feb. 2005.","journal-title":"IEEE Circuits and Devices Magazine"},{"key":"BF03219903_CR3","unstructured":"Itrs, International technology roadmap for semiconductors. http:\/\/www.itrs.net\/, Dec. 2005."},{"issue":"8","key":"BF03219903_CR4","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MC.2003.1220581","volume":"36","author":"(G.I.) Bourianoff","year":"2003","unstructured":"Bourianoff (G.I.), The future of nanocomputing.IEEE Computer,36(8), pp. 44\u201353, Aug. 2003.","journal-title":"IEEE Computer"},{"key":"BF03219903_CR5","unstructured":"Lebeau (D.), Aper\u00e7u de la recherche sur les nanotechnologies. Conseil de la science et de la technologie \u2014 Qu\u00e9bec, http:\/\/www.cst.gouv.qc.ca\/, 2001."},{"issue":"11","key":"BF03219903_CR6","doi-asserted-by":"crossref","first-page":"1940","DOI":"10.1109\/JPROC.2003.818327","volume":"91","author":"(M.R.) Stan","year":"2003","unstructured":"Stan (M.R.), Franzon (P.D.), Goldstein (S.C.), Lach (J.C.), Ziegler (M.M.), Molecular electronics: from devices and interconnect to circuits and architectures.Proceedings of the IEEE,91(11), pp. 1940\u20131957, Nov. 2003.","journal-title":"Proceedings of the IEEE"},{"issue":"3","key":"BF03219903_CR7","first-page":"130","volume":"21","author":"(M. A.) Breuer","year":"2004","unstructured":"Breuer (M. A.), Gupta (S.K.), Mak (T. M.), Defect and error tolerance in the presence of massive numbers of defects.IEEE Design & Test of Computers,21(3), pp. 130\u2013139, May\u2013Jun. 2004.","journal-title":"IEEE Design & Test of Computers"},{"key":"BF03219903_CR8","unstructured":"Anghel (L.), Les limites technologiques du silicium et tol\u00e9rance aux fautes.PhD thesis, Laboratoire Techniques de l\u2019Informatique et de la Micro\u00e9lectronique pour l\u2019Architecture de l\u2019Ordinateur (Tima), Dec. 2000."},{"issue":"6","key":"BF03219903_CR9","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/MDT.2004.85","volume":"21","author":"(F. G. de L.) Kastensmidt","year":"2004","unstructured":"Kastensmidt (F. G. de L.), Neuberger (G.), Hentschke (R.F.), Carro (L.), Reis (R.), Designing fault-tolerant techniques forSram-basedFpga\u2019s.Design & Test of Computers,21(6), pp. 552\u2013562, Nov\u2013Dec. 2004.","journal-title":"Design & Test of Computers"},{"issue":"3\u20134","key":"BF03219903_CR10","doi-asserted-by":"crossref","first-page":"144","DOI":"10.1016\/S0375-9601(02)01365-8","volume":"305","author":"(L.B.) Kish","year":"2002","unstructured":"Kish (L.B.), End of Moore\u2019s law: thermal (noise) death of integration in micro and nano electronics.Physics Letters A,305(3\u20134), pp. 144\u2013149, Dec. 2002.","journal-title":"Physics Letters A"},{"key":"BF03219903_CR11","doi-asserted-by":"crossref","unstructured":"Baumann (R.), The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction. Digest of the International Electron Devices Meeting \u2014Iedm\u201902, pp. 329\u2013332, Dec. 2002.","DOI":"10.1109\/IEDM.2002.1175845"},{"issue":"4","key":"BF03219903_CR12","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1109\/MDT.2005.84","volume":"22","author":"(R.I.) Bahar","year":"2005","unstructured":"Bahar (R.I.), Tahoori (M. B.), Shukla (S.K.), Lombardi (F.), Guest editor\u2019s introduction: challenges for reliable design at the nanoscale.IEEE Design & Test of Computers,22(4), pp. 295\u2013297, Jul.\u2013Aug. 2005.","journal-title":"IEEE Design & Test of Computers"},{"issue":"1","key":"BF03219903_CR13","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/MC.2004.1260725","volume":"37","author":"(D.) Edenfeld","year":"2003","unstructured":"Edenfeld (D.), Kahng (A.B.), Rodgers (M.), Zorian (Y.), 2003 technology roadmap for semiconductors.IEEE Computer,37(1), pp. 47\u201356, Jan. 2004.","journal-title":"IEEE Computer"},{"issue":"5370","key":"BF03219903_CR14","doi-asserted-by":"crossref","first-page":"1716","DOI":"10.1126\/science.280.5370.1716","volume":"280","author":"(J. R.) Heath","year":"1998","unstructured":"Heath (J. R.), Kuekes (P. J.), Snider (G. S.), Williams (R. S.), A defect-tolerant computer architecture: opportunities for nanotechnology.Science,280(5370), pp. 1716\u20131721, Jun 1998.","journal-title":"Science"},{"issue":"04","key":"BF03219903_CR15","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1109\/MDT.2005.94","volume":"22","author":"(A.) Dehon","year":"2005","unstructured":"Dehon (A.), Naeimi (H.), Seven strategies for tolerating highly defective fabrication.IEEE Design & Test of Computers,22(04), pp. 306\u2013315, Jul.\u2013Aug. 2005.","journal-title":"IEEE Design & Test of Computers"},{"key":"BF03219903_CR16","doi-asserted-by":"crossref","unstructured":"Nikolic (K.),Sadek (A.),Forshaw (M.), Architectures for reliable computing with unreliable nanodevices. Proceedings of the 2001 1st IEEE Conference on Nanotechnology \u2014Ieee-nano 2001, pp. 254\u2013259, Oct. 2001.","DOI":"10.1109\/NANO.2001.966429"},{"issue":"2","key":"BF03219903_CR17","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/MDT.2005.36","volume":"22","author":"(P.) Lysaght","year":"2005","unstructured":"Lysaght (P.), Subrahmanyam (P.A.), Guest editor\u2019s introduction: advances in configurable computing.IEEE Design & Test of Computers,22(2), pp. 85\u201389, Mar.\u2013Apr. 2005.","journal-title":"IEEE Design & Test of Computers"},{"issue":"3","key":"BF03219903_CR18","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/MAHC.2006.45","volume":"28","author":"(E.) Mollick","year":"2006","unstructured":"Mollick (E.), Establishing Moore\u2019s Law.IEEE Annals of the History of Computing,28(3), pp. 62\u201375, Jul.\u2013Sep. 2006.","journal-title":"IEEE Annals of the History of Computing"},{"issue":"4","key":"BF03219903_CR19","doi-asserted-by":"crossref","first-page":"486","DOI":"10.1109\/5.573737","volume":"85","author":"(Y.) Taur","year":"1997","unstructured":"Taur (Y.), Buchanan (D.A.), Chen (W.), Frank (D.J.), Ismail (K.E.), Lo (S.-H.), Sai-halasz (G.A.), Viswanathan (R.G.), Wann (H.-J.C.), Wind (S.J.), Wong (H.-S.), Cmos scaling into the nanometer regime.Proceedings of the IEEE 85(4), pp. 486\u2013504, Apr. 1997.","journal-title":"Proceedings of the IEEE"},{"issue":"2","key":"BF03219903_CR20","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/101.994854","volume":"18","author":"(P.A.) Gargini","year":"2002","unstructured":"Gargini (P.A.), The global route to future semiconductor technology.IEEE Circuits and Devices Magazine,18(2), pp. 13\u201317, Mar. 2002.","journal-title":"IEEE Circuits and Devices Magazine"},{"issue":"1","key":"BF03219903_CR21","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/2.976918","volume":"35","author":"(A.) Allan","year":"2001","unstructured":"Allan (A.), Edenfeld (D.), Joyner (W.H.) Jr,Kahng (A.B.), Rodgers (M.), Zorian (Y.), 2001 technology roadmap for semiconductors.IEEE Computer,35(1), pp. 42\u201353, Jan. 2002.","journal-title":"IEEE Computer"},{"key":"BF03219903_CR22","unstructured":"Melari, Technology roadmap for nanoelectronics \u2014 edition 1999. Microelectronics Advanced Research Initiative \u2014Melari nano, ftp:\/\/ftp.cordis.lu\/pub\/esprit\/docs\/melnarm.pdf, 1999."},{"issue":"2","key":"BF03219903_CR23","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/101.994856","volume":"18","author":"(J. A.) Hutchby","year":"2002","unstructured":"Hutchby (J. A.), Bourianoff (J. I.), Zhirnov (V. V.), Brewer (J.E.), Extending the road beyondCmos.IEEE Circuits & Devices Magazine,18(2), pp. 28\u201341, Mar. 2002.","journal-title":"IEEE Circuits & Devices Magazine"},{"issue":"5","key":"BF03219903_CR24","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1049\/ip-cds:20040408","volume":"151","author":"(K.B.K.) Teo","year":"2004","unstructured":"Teo (K.B.K.), Lacerda (R.G.), Yang (M.H.), The (A.S.), Robinson (L.A.W), Dala (S.H.), Rupesinghe (N.L.), Chhowalla (M.), Lee (S. B.), Jefferson (D.A.), Hasko (D. G.), Amaratunga (G.A.J.), Milne (W.L.), Legagneux (P.), Gangloff (L.), Minoux (E.), Schnell (J. P.), Pribat (D.), Carbon nanotube technology for solid state and vacuum electronics.Circuits, Devices and Systems, IEEE Proceedings,151(5), pp. 443\u2013451, Oct. 2004.","journal-title":"Circuits, Devices and Systems, IEEE Proceedings"},{"issue":"3","key":"BF03219903_CR25","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MCD.2005.1438811","volume":"21","author":"(V.V.) Zhirnov","year":"2005","unstructured":"Zhirnov (V.V.), Hutchby (J.A.), Bourianoff (G.I.), Brewer (J.E.), Emerging research logic devices.IEEE Circuits & Devices Magazine,21(3), pp. 37\u201346, May\u2013Jun. 2005.","journal-title":"IEEE Circuits & Devices Magazine"},{"issue":"1","key":"BF03219903_CR26","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/TNANO.2002.1005426","volume":"1","author":"(M.T.) Bohr","year":"2002","unstructured":"Bohr (M.T.), Nanotechnology goals and challenges for electronic applications.IEEE Transactions on Nanotechnology,1(1), pp. 56\u201362, Mar. 2002.","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"3","key":"BF03219903_CR27","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/MCD.2005.1438812","volume":"21","author":"(J.A.) Hutchby","year":"2005","unstructured":"Hutchby (J.A.), Bourianoff (G.I.), Zhirnov (V. V.), Brewer (J. E.), Emerging research memory and logic technologies.IEEE Circuits & Devices Magazine,21(3), pp. 47\u201351, May\u2013Jun. 2005.","journal-title":"IEEE Circuits & Devices Magazine"},{"key":"BF03219903_CR28","unstructured":"Levitt (M.), The role of design in enhancing nanometer process yield. International Engineering Consortium Newsletter, http:\/\/www.iec.org\/newsletter\/jan06_1\/design_1.html, Jan. 2006."},{"issue":"6","key":"BF03219903_CR29","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1109\/MDT.2004.86","volume":"21","author":"(N.) Sirisantana","year":"2004","unstructured":"Sirisantana (N.), Paul (B.C.), Roy (K.), Enhancing yield at the end of the technology roadmap.IEEE Design & Test of Computers,21(6), pp. 563\u2013571, Nov.\u2013Dec. 2004.","journal-title":"IEEE Design & Test of Computers"},{"issue":"3","key":"BF03219903_CR30","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1109\/MDT.2004.12","volume":"21","author":"(Y.) Zorian","year":"2004","unstructured":"Zorian (Y.), Gizopoulos (D.), Guest editor\u2019s introduction: design for yield and reliability.IEEE Design & Test of Computers,21(3), pp. 177\u2013182, May\u2013Jun. 2004.","journal-title":"IEEE Design & Test of Computers"},{"key":"BF03219903_CR31","unstructured":"Miller (M.), Manufacturing-aware design helps boost IC yield.EETimes website, http:\/\/www.eetimes.com\/."},{"key":"BF03219903_CR32","unstructured":"Horgan (J.), Design for manufacturability (Dfm).Eda Caf\u00e9 website, http:\/\/www.edacafe.com\/."},{"issue":"2","key":"BF03219903_CR33","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MC.2005.67","volume":"38","author":"(Y.) Zorian","year":"2005","unstructured":"Zorian (Y.), Nanoscale design & test challenges,IEEE Computer,38(2), pp. 36\u201339, Feb. 2005.","journal-title":"IEEE Computer"},{"issue":"4","key":"BF03219903_CR34","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"(C.) Constantinescu","year":"2003","unstructured":"Constantinescu (C.), Trends and challenges inVlsi circuit reliability.IEEE Micro,23(4), pp. 14\u201319, Jul.\u2013Aug. 2003.","journal-title":"IEEE Micro"},{"issue":"3","key":"BF03219903_CR35","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"(R.) Baumann","year":"2005","unstructured":"Baumann (R.), Soft errors in advanced computer systems.IEEE Design & Test of Computers,22(3), pp. 258\u2013266, May\u2013Jun. 2005.","journal-title":"IEEE Design & Test of Computers"},{"issue":"3","key":"BF03219903_CR36","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1109\/TDMR.2005.855790","volume":"5","author":"(M.) Nicolaidis","year":"2005","unstructured":"Nicolaidis (M.), Design for soft error mitigation.IEEE Transactions on Device and Materials Reliability,5(3), pp. 405\u2013418, Sep. 2005.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"BF03219903_CR37","unstructured":"Lisb\u00f4a (C. A. L.),Carro (L.),Cota (E.), RobOps \u2014 arithmetic operators for future technologies.Informal Proceedings of 10th IEEE European Test Symposium, May 2005."},{"key":"BF03219903_CR38","doi-asserted-by":"crossref","unstructured":"Goldstein (S.C.),Budiu (M.), NanoFabrics: spatial computing using molecular electronics.Proceedings of the 28th International Symposium on Computer Architecture, pp. 178\u2013189, Jun. 2001.","DOI":"10.1145\/379240.379262"},{"key":"BF03219903_CR39","unstructured":"Mishra (M.),Goldstein (S. C.), Defect tolerance at the end of the roadmap. Proceedings of the International Test Conference \u2014Itc 2003, pp. 1201\u20131210, Sep. 2003."},{"issue":"4","key":"BF03219903_CR40","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TNANO.2003.820804","volume":"2","author":"(M.M.) Ziegler","year":"2003","unstructured":"Ziegler (M.M.), Stan (M.R.), Cmos\/nano co-design for crossbar-based molecular electronic systems.IEEE Transactions on Nanotechnology,2(4), pp. 217\u2013230, Dec. 2003.","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"2","key":"BF03219903_CR41","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1109\/TNANO.2006.869684","volume":"5","author":"(T.) Hogg","year":"2006","unstructured":"Hogg (T.), Snider (G. S.), Defect-tolerant adder circuits with nanoscale crossbars.IEEE Transactions on Nanotechnology,5(2), pp. 97\u2013100, Mar. 2006.","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"1","key":"BF03219903_CR42","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/TNANO.2004.824011","volume":"3","author":"(M.-H.) Lee","year":"2004","unstructured":"Lee (M.-H.), Kim (Y. K.), Choi (Y.-H.), A defect-tolerant memory architecture for molecular electronics.IEEE Transactions on Nanotechnology,3(1), pp. 152\u2013157, Mar. 2004.","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"4","key":"BF03219903_CR43","doi-asserted-by":"crossref","first-page":"316","DOI":"10.1109\/MDT.2005.76","volume":"22","author":"(C.) He","year":"2005","unstructured":"He (C.), Jacome (M.F.), de Veciana (G.), A reconfiguration-based defect-tolerant design paradigm for nano-technologies.IEEE Design & Test of Computers,22(4), pp. 316\u2013326, Jul.\u2013Aug. 2005.","journal-title":"IEEE Design & Test of Computers"},{"issue":"2","key":"BF03219903_CR44","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/TNANO.2002.804744","volume":"1","author":"(J. M.) Tour","year":"2002","unstructured":"Tour (J. M.), van Zandt (W.L.), Husband (C.P.), Husband (S.M.), Wilson (L.S.), Franzon (P.D.), Nackashi (D.P.), Nanocell logic gates for molecular computing.IEEE Transactions on Nanotechnology,1(2), pp. 100\u2013109, Jun. 2002.","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"9","key":"BF03219903_CR45","doi-asserted-by":"crossref","first-page":"1865","DOI":"10.1109\/TED.2003.815860","volume":"50","author":"(C.P.) Husband","year":"2003","unstructured":"Husband (C.P.), Husband (S.M.), Daniels (J.S.), Tour (J.M.), Logic and memory with nanocell Cirits.IEEE Transactions on Electron Devices,50(9), pp. 1865\u20131875, Sep. 2003.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"BF03219903_CR46","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/NANO.2003.1231787","volume":"2","author":"(K. K.) Likharev","year":"2003","unstructured":"Likharev (K. K.), Neuromorphic CMOL circuits.Third IEEE Conference on Nanotechnology \u2014 IEEE 2003,2, pp. 339\u2013342, Aug. 2003.","journal-title":"Third IEEE Conference on Nanotechnology \u2014 IEEE 2003"},{"key":"BF03219903_CR47","doi-asserted-by":"crossref","unstructured":"T\u00fcrel (\u00d6.),Lee (J.H.),Ma (X.),Likharev (K. K.), Nanoelectronic neuromorphic networks (CrossNets): new results. International Joint Conference on Neural Networks 2004 \u2014Ijcnn 2004, pp. 389\u2013394, Jul. 2004.","DOI":"10.1109\/IJCNN.2004.1379937"},{"issue":"3","key":"BF03219903_CR48","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/MDT.2004.18","volume":"21","author":"(S.) Mitra","year":"2004","unstructured":"Mitra (S.), Huang (W.-J.), Saxena (N.R.), Yu (S.-Y.), McCluskey (E.J.), Reconfigurable architecture for autonomous self-repair.IEEE Design & test of Computers,21(3), pp. 228\u2013240, May\u2013Jun. 2004.","journal-title":"IEEE Design & test of Computers"},{"key":"BF03219903_CR49","doi-asserted-by":"crossref","unstructured":"Breuer (M. A.), Intelligible test techniques to support error tolerance.13th Asian Test Symposium, pp. 386\u2013393, Nov. 2004.","DOI":"10.1109\/ATS.2004.51"},{"key":"BF03219903_CR50","doi-asserted-by":"crossref","unstructured":"Spica (M.),Mak (T.M.), Do we need anything more than single bit error correction (Ecc)?. Records of the 2004 International Workshop on Memory Technology, Design and Testing \u2014Mtdt\u201904, pp. 111\u2013116, Aug. 2004.","DOI":"10.1109\/MTDT.2004.1327993"},{"key":"BF03219903_CR51","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-0853-3","volume-title":"Coding approaches to fault tolerance in combinational and dynamic systems","author":"(C.N.) Hadjicostis","year":"2002","unstructured":"Hadjicostis (C.N.), Coding approaches to fault tolerance in combinational and dynamic systems.Kluwer Academic Publishers, London, 2002"},{"key":"BF03219903_CR52","doi-asserted-by":"crossref","unstructured":"Mitra (S.),McCluskey (E.J.), Which concurrent error detection scheme to choose?.Proceedings of the International Test Conference, pp. 985\u2013994, Oct. 2000.","DOI":"10.1109\/TEST.2000.894311"},{"key":"BF03219903_CR53","doi-asserted-by":"crossref","unstructured":"Lala (P. K.),Walker (A.), On-line error detectable carry-free adder design.Proceedings of the 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 66\u201371, Oct. 2001.","DOI":"10.1109\/DFTVS.2001.966753"},{"key":"BF03219903_CR54","doi-asserted-by":"crossref","first-page":"1084","DOI":"10.1109\/ACSSC.2002.1196951","volume":"2","author":"(B.) Parhami","year":"2002","unstructured":"Parhami (B.), Approach to the design of parity-checked arithmetic circuits.Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers,2, pp. 1084\u20131088, Nov. 2002.","journal-title":"Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers"},{"key":"BF03219903_CR55","doi-asserted-by":"crossref","unstructured":"Cardarilli (G. C.),Ottavi (M.),Pontarelli (S.),Re (M.),Salsano (A.), A signed digit adder with error correction and graceful degradation capabilities. Proceedings of the 10th IEEE International On-Line Testing Symposium \u2014Iolts 2004, pp. 141\u2013146, Jul. 2004.","DOI":"10.1109\/OLT.2004.1319672"},{"issue":"4","key":"BF03219903_CR56","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/TNANO.2002.807393","volume":"1","author":"(J.) Han","year":"2002","unstructured":"Han (J.), Jonker (P.), A system architecture solution for unreliable nanoelectronic devices.IEEE Transactions on Nanotechnology,1(4), pp. 201\u2013208, Dec. 2002.","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"BF03219903_CR57","doi-asserted-by":"crossref","unstructured":"Kleinosowski (A. J.),Kleinosowski (K.),Rangarajan (V.),Ranoanath (P.),Lilja (D.J.), The recursive NanoBox processor grid: a reliable system architecture for unreliable nanotechnology devices.Proceedings of the 2004 International Conference on Dependable Systems and Networks \u2014 DSN\u201904, pp. 167\u2013176, Jul. 2004.","DOI":"10.1109\/DSN.2004.1311887"},{"key":"BF03219903_CR58","doi-asserted-by":"crossref","unstructured":"Almukhaizim (S.),Makris (Y.), Fault-tolerant design of combinational and sequential logic based on a parity check code. Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance inVlsi Systems \u2014Dft 03, pp. 563\u2013570, Nov. 2003.","DOI":"10.1109\/DFTVS.2003.1250156"},{"key":"BF03219903_CR59","doi-asserted-by":"crossref","unstructured":"Lisb\u00f4a (C. A. L.),Carro (L.), Arithmetic operators robust to multiple simultaneous upsets. Proceedings of the 19th IEEE International Symposium in Defect and Fault Tolerance inVlsi Systems \u2014Dft 2004, pp. 289\u2013297, Oct. 2004.","DOI":"10.1109\/DFTVS.2004.1347851"},{"key":"BF03219903_CR60","doi-asserted-by":"crossref","unstructured":"Sch\u00fcler (E.),Carro (L.), Increasing fault tolerance to multiple upsets using digital sigma-delta modulators. Proceedings of the 11th IEEE International On-Line Testing Symposium \u2014Iolts 2005, pp. 255\u2013259, Jul. 2005.","DOI":"10.1109\/IOLTS.2005.37"},{"key":"BF03219903_CR61","doi-asserted-by":"crossref","unstructured":"Lisb\u00f4a (C.A.L.),Sch\u00fcler (E.),Carro (L.), Going beyondTmr for protection against multiple faults. Proceedings of the 18th Annual Symposium on Integrated Circuits and System Design \u2014Sbcci 2005, pp. 80\u201385, Sep. 2005.","DOI":"10.1109\/SBCCI.2005.4286836"},{"issue":"11","key":"BF03219903_CR62","doi-asserted-by":"crossref","first-page":"1156","DOI":"10.1109\/TVLSI.2004.836292","volume":"12","author":"(A.) Schmid","year":"2004","unstructured":"Schmid (A.), Leblebici (Y.), Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors. IEEE Transactions on Very Large Scale Integration (Vlsi) Systems,12(11), pp. 1156\u20131166, Nov. 2004.","journal-title":"IEEE Transactions on Very Large Scale Integration (Vlsi) Systems"},{"issue":"1","key":"BF03219903_CR63","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1109\/TNANO.2004.824034","volume":"3","author":"(F.) Peper","year":"2004","unstructured":"Peper (F.), Lee (J.), Abo (F.), Isokawa (T.), Adachi (S.), Matsui (N.), Mashiko (S.), Fault-tolerance in nano- computer: a cellular array approach.IEEE Transactions on Nanotechnology,3(1), pp. 187\u2013201, Mar. 2004.","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"BF03219903_CR64","doi-asserted-by":"crossref","unstructured":"Lazzari (C.),Anghel (L.),Reis (R. A. da L.), On implementing a soft error hardening technique by using an automatic layout generator: case study. Proceedings of the 11th IEEE International On-Line Test Symposium \u2014Iolts 2005, pp. 29\u201334, Jul. 2005.","DOI":"10.1109\/IOLTS.2005.45"},{"issue":"10","key":"BF03219903_CR65","doi-asserted-by":"crossref","first-page":"1076","DOI":"10.1109\/TVLSI.2004.827565","volume":"12","author":"(K.N.) Patel","year":"2004","unstructured":"Patel (K.N.), Markov (I.L.), Error-correction and crosstalk avoidance inDsm Buses.IEEE Transactions on Very Large Scale Integration (VLSI) Systems,12(10), pp. 1076\u20131080, Oct. 2004.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"BF03219903_CR66","doi-asserted-by":"crossref","unstructured":"Chan (P.),Jullien (G.A.),Imbert (L.),Dimitrov (V.S.),McGibney (G.H.), Fault-tolerant computation within complex FIR filters.IEEE Workshop on Signal Processing Systems \u2014 SIPS 2004, pp. 316\u2013320, Dec. 2004.","DOI":"10.1109\/SIPS.2004.1363069"},{"key":"BF03219903_CR67","doi-asserted-by":"crossref","unstructured":"Marculescu (D.), Energy bounds for fault-tolerant nanoscale designs.Proceedings of Design, Automation and Test in Europe \u2014 DATE 2005, pp. 74\u201379, Mar. 2005.","DOI":"10.1109\/DATE.2005.135"},{"key":"BF03219903_CR68","doi-asserted-by":"crossref","unstructured":"Goldstein (S.C.), The impact of the nanoscale on computing systems.Ieee\/acm International Conference on Computer-Aided Design, 2005 \u2014 ICCAD 2005, pp. 655\u2013661, Nov. 2005.","DOI":"10.1109\/ICCAD.2005.1560148"}],"container-title":["annals of telecommunications - annales des t\u00e9l\u00e9communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03219903.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/BF03219903\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BF03219903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T00:12:49Z","timestamp":1743811969000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BF03219903"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,12]]},"references-count":68,"journal-issue":{"issue":"11-12","published-print":{"date-parts":[[2006,12]]}},"alternative-id":["BF03219903"],"URL":"https:\/\/doi.org\/10.1007\/bf03219903","relation":{},"ISSN":["0003-4347","1958-9395"],"issn-type":[{"type":"print","value":"0003-4347"},{"type":"electronic","value":"1958-9395"}],"subject":[],"published":{"date-parts":[[2006,12]]}}}