{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:28:12Z","timestamp":1725456492116},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634409"},{"type":"electronic","value":"9783540695493"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0002750","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T12:29:42Z","timestamp":1132748982000},"page":"310-317","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A technique for mapping sparse matrix computations into regular processor arrays"],"prefix":"10.1007","author":[{"given":"Roman","family":"Wyrzykowski","sequence":"first","affiliation":[]},{"given":"Juri","family":"Kanevski","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,26]]},"reference":[{"key":"38_CR1","doi-asserted-by":"publisher","first-page":"679","DOI":"10.1016\/0167-8191(94)90001-9","volume":"20","author":"A. Darte","year":"1994","unstructured":"Darte, A., Robert, Y.: Mapping uniform loop nests onto distributed memory architectures. Parallel Computing 20 (1994) 679\u2013710","journal-title":"Parallel Computing"},{"key":"38_CR2","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1016\/0045-7949(88)90242-8","volume":"30","author":"S.W. Hammond","year":"1988","unstructured":"Hammond, S.W., Law, K.H.: Architecture and operation of a systolic engine for finite element computations. Computers and Structures 30 (1988) 365\u2013374","journal-title":"Computers and Structures"},{"key":"38_CR3","unstructured":"Jennings, A., McKeown, J.J.: Matrix computation. J. Willey & Sons, 1992"},{"key":"38_CR4","unstructured":"Kumar, V., Grama, A., Gupta, A., Karypis, G.: Introduction to parallel computing. Benjamin\/Cummings Publish. Comp., 1994"},{"key":"38_CR5","volume-title":"VLSI array processors","author":"Y. Kung","year":"1988","unstructured":"Kung, Y.: VLSI array processors. Prentice-Hall, Englewood Cliffs, 1988"},{"key":"38_CR6","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1016\/0167-8191(88)90082-8","volume":"6","author":"R. Melhem","year":"1988","unstructured":"Melhem, R.: Solution of linear systems with striped sparse matrices. Parallel Comput.\n6 (1988) 165\u2013184","journal-title":"Parallel Comput."},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"Moreno, J.H., Lang, T.: Matrix computations on systolic-type arrays. Kluwer, 1992","DOI":"10.1007\/978-1-4615-3610-9"},{"key":"38_CR8","volume-title":"Sparse matrix technology","author":"Z. Pissanetzky","year":"1984","unstructured":"Pissanetzky, Z.: Sparse matrix technology. Academic Press, London, 1984"},{"key":"38_CR9","doi-asserted-by":"publisher","first-page":"1200","DOI":"10.1137\/0910073","volume":"10","author":"Y. Saad","year":"1989","unstructured":"Saad, Y.: Krylov subspace methods on supercomputers. SIAM J. Sci. Stat. Comput.\n10 (1989) 1200\u20131232","journal-title":"SIAM J. Sci. Stat. Comput."},{"key":"38_CR10","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1109\/71.139208","volume":"3","author":"W. Shang","year":"1992","unstructured":"Shang, W., Fortes, J.A.B.: On time mapping of uniform dependence algorithms into lower dimensional processor arrays. IEEE Trans. Parallel and Distr. Systems\n3 (1992) 350\u2013363","journal-title":"IEEE Trans. Parallel and Distr. Systems"},{"key":"38_CR11","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1049\/ip-e.1992.0026","volume":"139","author":"R. Wyrzykowski","year":"1992","unstructured":"Wyrzykowski, R.: Processor arrays for matrix triangularisation with partial pivoting. IEE Proc. E, Comput. Digit. Tech.\n139 (1992) 165\u2013169","journal-title":"IEE Proc. E, Comput. Digit. Tech."},{"key":"38_CR12","unstructured":"Wyrzykowski, R., Kanevski, J., Maslennikov, O.: Mapping recursive algorithms into processor arrays, in Proc. Int. Workshop Parallel Numerics'94, M. Vajtersic and P. Zinterhof eds., Bratislava, 1994, 169\u2013191"},{"key":"38_CR13","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1007\/BF00930641","volume":"4","author":"X. Zhong","year":"1992","unstructured":"Zhong, X., Rajopadhye, S., Wong, I.: Systematic generation of linear allocation functions in systolic array design. J. VLSI Signal Processing\n4 (1992), 279\u2013293 *** DIRECT SUPPORT *** A0008C42 00011","journal-title":"J. VLSI Signal Processing"}],"container-title":["Lecture Notes in Computer Science","Euro-Par'97 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0002750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:50:02Z","timestamp":1587343802000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0002750"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634409","9783540695493"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/bfb0002750","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"26 September 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}