{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:28:01Z","timestamp":1725456481362},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634409"},{"type":"electronic","value":"9783540695493"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0002771","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T12:29:42Z","timestamp":1132748982000},"page":"468-475","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Synchronized DSM models"],"prefix":"10.1007","author":[{"given":"Jordi","family":"Bataller","sequence":"first","affiliation":[]},{"given":"Josep","family":"Bernabeu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,26]]},"reference":[{"key":"59_CR1","doi-asserted-by":"crossref","unstructured":"M. Ahamad, R. Bazzi, R. John, P. Kohli, and G. Neiger. The power of processor consistency. Technical Report GIT-CC-92\/34, College of Computing, Georgia Institute of Technology, December 1992.","DOI":"10.1145\/165231.165264"},{"key":"59_CR2","unstructured":"M. Ahamad, J.E. Burns, G. Neiger, and P. Kohli. Causal memory: Definitions, implementation and programming. Technical Report GIT-CC-93\/55, College of Computing, Georgia Institute of Technology, September 1993."},{"key":"59_CR3","series-title":"Technical Report II-DSIC-17\/97","volume-title":"Building adaptable dsm systems","author":"J. Bataller","year":"1997","unstructured":"J. Bataller and J. Bernabeu. Building adaptable dsm systems. Technical Report II-DSIC-17\/97, Dep. de Sistemas Informaticos y Computacion (DSIC), Polytechnic University of Valencia (Spain), 1997."},{"key":"59_CR4","series-title":"Technical Report II-DSIC-4\/97","volume-title":"Characterizations of shared memory coherence","author":"J. Bataller","year":"1997","unstructured":"J. Bataller and J. Bernabeu. Characterizations of shared memory coherence. Technical Report II-DSIC-4\/97, Dep. de Sistemas Informaticos y Computacion (DSIC), Polytechnic University of Valencia (Spain), January 1997."},{"key":"59_CR5","series-title":"Technical Report II-DSIC-5\/97","volume-title":"Distributed causal memory algorithms","author":"J. Bataller","year":"1997","unstructured":"J. Bataller and J. Bernabeu. Distributed causal memory algorithms. Technical Report II-DSIC-5\/97, Dep. de Sistemas Informaticos y Computacion (DSIC), Polytechnic University of Valencia (Spain), 1997."},{"issue":"1","key":"59_CR6","first-page":"653","volume":"1","author":"J.M. Bernab\u00e9u-Aub\u00e1n","year":"1994","unstructured":"J.M. Bernab\u00e9u-Aub\u00e1n and V. Cholvi-Juan. Formalizing memory coherency models. Journal of Computing and Information, 1(1):653\u2013672, May 1994.","journal-title":"Journal of Computing and Information"},{"key":"59_CR7","unstructured":"B.N. Bershad and M.J. Zekauskas. Midway: Shared memory parallel programming with entry consistency for distributed memory multiprocessors. Technical Report CMU-CS-91-170, Carnegie-Mellon University, September 1991."},{"issue":"3","key":"59_CR8","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1145\/210126.210127","volume":"13","author":"J. B. Carter","year":"1995","unstructured":"J. B. Carter, J. K. Bennett, and W. Zwaenepoel. Techniques for reducing consistency-related communication in distributed shared memory systems. ACM Transactions on Computer Systems, 13(3):205\u2013243, August 1995.","journal-title":"ACM Transactions on Computer Systems"},{"key":"59_CR9","volume-title":"Formalizing Memory Models","author":"V. Cholvi-Juan","year":"1994","unstructured":"V. Cholvi-Juan. Formalizing Memory Models. PhD thesis, Department of Computer Science, Polytechnic University of Valencia (Spain), December 1994. In Spanish."},{"key":"59_CR10","first-page":"526","volume-title":"Lecture Notes in Computer Science","author":"Vicente Cholvi-Juan","year":"1996","unstructured":"V. Cholvi-Juan and J. Bernabeu Auban. Correctness proof for a distributed memory system. In Europar'96, pages 526\u2013532, August 1996."},{"issue":"6","key":"59_CR11","doi-asserted-by":"publisher","first-page":"660","DOI":"10.1109\/32.55094","volume":"16","author":"M. Dubois","year":"1990","unstructured":"M. Dubois and C. Scheurich. Memory access dependencies in shared-memory multiprocessors. IEEE Transactions on Software Engineering, 16(6):660\u2013674, June 1990.","journal-title":"IEEE Transactions on Software Engineering"},{"issue":"3","key":"59_CR12","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1145\/325096.325102","volume":"18","author":"Kourosh Gharachorloo","year":"1990","unstructured":"K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy. Memory consistency and event ordering in scalable shared-memory multiprocessors. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 15\u201326. IEEE, April 1990.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"59_CR13","doi-asserted-by":"crossref","unstructured":"L. Iftode, J.P. Singh, and K. Li. Scope consistency: A bridge between release consistency and entry consistency. Technical report, Dept. of Computer Science, Princeton Univ., 1996.","DOI":"10.1145\/237502.237567"},{"key":"59_CR14","doi-asserted-by":"crossref","unstructured":"P. Kohli, G. Neiger, and M. Ahamad. A characterization of scalable shared memories. Technical Report CIT-CC-93\/04, College of Computing, Georgia Institute of Technology, January 1993.","DOI":"10.1109\/ICPP.1993.15"},{"key":"59_CR15","doi-asserted-by":"crossref","unstructured":"N. Lynch. I\/O Automata: A model for discrete event system. Technical Report MIT\/LCS\/TM-351, Laboratory for Computer Science, Massachusetts Institute of Tecnology, March 1988.","DOI":"10.21236\/ADA196047"}],"container-title":["Lecture Notes in Computer Science","Euro-Par'97 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0002771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:05:39Z","timestamp":1587341139000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0002771"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634409","9783540695493"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/bfb0002771","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"26 September 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}