{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:27:41Z","timestamp":1725456461683},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634409"},{"type":"electronic","value":"9783540695493"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0002812","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T07:29:42Z","timestamp":1132730982000},"page":"771-778","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Scheduling instructions with uncertain latencies in asynchronous architectures"],"prefix":"10.1007","author":[{"given":"D. K.","family":"Arvind","sequence":"first","affiliation":[]},{"given":"S.","family":"Sotelo-Salazar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,26]]},"reference":[{"key":"100_CR1","doi-asserted-by":"crossref","unstructured":"D. K. Arvind and V. E. F. Rebello. Instruction-level parallelism in asynchronous processor architectures. Proc 3rd. International Workshop on Algorithms and Parallel VLSI Leuven, Belgium, August 1994, pp. 203\u2013215.","DOI":"10.1016\/B978-044482106-5\/50018-1"},{"issue":"7","key":"100_CR2","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1145\/12276.13312","volume":"21","author":"P. B. Gibbons","year":"1986","unstructured":"P. B. Gibbons and S. S. Muchnick. Efficient instruction scheduling for a pipelined architecture. Proc. SIGPLAN 1986 Symposium on Compiler Construction, SIGPLAN Notices, 21(7), July 1986, pp. 11\u201316.","journal-title":"Proc. SIGPLAN 1986 Symposium on Compiler Construction"},{"issue":"6","key":"100_CR3","doi-asserted-by":"publisher","first-page":"278","DOI":"10.1145\/155090.155117","volume":"28","author":"D. R. Kerns","year":"1993","unstructured":"D. R. Kerns and S. J. Eggers. Balanced scheduling: Instruction scheduling when memory latency is uncertain. In Proc SIGPLAN 1993 Conference on Programming Language Design and Implementation, SIGPLAN Notices, 28(6), June 1993, pp. 278\u2013289.","journal-title":"Proc SIGPLAN 1993 Conference on Programming Language Design and Implementation"},{"key":"100_CR4","doi-asserted-by":"crossref","unstructured":"D. J. Kinniment. An evaluation of asynchronous addition. IEEE Transactions on Very Large Scale Integration (VLSI) systems, March 1996, pp. 137\u2013140.","DOI":"10.1109\/92.486088"}],"container-title":["Lecture Notes in Computer Science","Euro-Par'97 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0002812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,19]],"date-time":"2020-04-19T20:44:04Z","timestamp":1587329044000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0002812"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634409","9783540695493"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/bfb0002812","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"26 September 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}