{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:28:10Z","timestamp":1725456490107},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634409"},{"type":"electronic","value":"9783540695493"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0002814","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T07:29:42Z","timestamp":1132730982000},"page":"789-792","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A virtual-physical on-chip cache for shared memory multiprocessors"],"prefix":"10.1007","author":[{"given":"Dongwook","family":"Kim","sequence":"first","affiliation":[]},{"given":"Joonwon","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,26]]},"reference":[{"key":"102_CR1","doi-asserted-by":"crossref","unstructured":"C. Anderson. Improving performance of bus-based multiprocessors. PhD thesis, University of Washington, 1995.","DOI":"10.1016\/0167-739X(95)00023-L"},{"key":"102_CR2","doi-asserted-by":"crossref","unstructured":"J. L. Baer and W. H. Wang. On the inclusion property for multi-level cache hierarchies. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 73\u201380, 1988.","DOI":"10.1145\/633625.52409"},{"issue":"1","key":"102_CR3","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/130823.130824","volume":"20","author":"J. P. Singh","year":"1992","unstructured":"J. P. Singh, W. Weber, and A. Gupta. SPLASH:Stanford Parallel Applications for Shared Memory. Computer Architecture News, 20(1):5\u201344, 1992.","journal-title":"Computer Architecture News"},{"key":"102_CR4","unstructured":"J. E. Veenstra and R. J. Fowler. MINT tutorial and user manual. TR452, Computer Science Department, Univ. of Rochester, 1994."},{"issue":"3","key":"102_CR5","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1145\/74926.74942","volume":"17","author":"W. H. Wang","year":"1989","unstructured":"W. H. Wang, J. L. Baer, and H. M. Levy. Organization and performance of a two level virtual real cache hierarchy. In Proceedings of the 16th Annual International Symposium on Computer Architecture, pages 140\u2013148, 1989. *** DIRECT SUPPORT *** A0008C42 00027","journal-title":"ACM SIGARCH Computer Architecture News"}],"container-title":["Lecture Notes in Computer Science","Euro-Par'97 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0002814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,5]],"date-time":"2023-05-05T11:59:44Z","timestamp":1683287984000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0002814"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634409","9783540695493"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/bfb0002814","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"26 September 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}