{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T22:40:04Z","timestamp":1736116804534,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634409"},{"type":"electronic","value":"9783540695493"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0002843","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T12:29:42Z","timestamp":1132748982000},"page":"993-1000","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A general performance model for multistage interconnection networks"],"prefix":"10.1007","author":[{"given":"C. J.","family":"Bouras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. D.","family":"Garofalakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. G.","family":"Spirakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. D.","family":"Triantafillou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,9,26]]},"reference":[{"issue":"1","key":"131_CR1","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1145\/29904.29918","volume":"15","author":"Christos Bouras","year":"1987","unstructured":"C. Bouras, J. Garofalakis, P. Spirakis and V. Triantafillou, Queueing Delays in Buffered Multistage Interconnection Networks, Proc. of the ACM Sigmetrics Conference 1987, pp. 111\u2013121","journal-title":"ACM SIGMETRICS Performance Evaluation Review"},{"issue":"2","key":"131_CR2","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1109\/TC.1983.1676201","volume":"C-32","author":"A. Gottlieb","year":"1983","unstructured":"A. Gottlieb, R. Grishman, C. P. Kruscal, K. P. McAuliffe, L. Rudolph, M. Snir, The NYU Ultracomputer-Designing an MIMD Shared Memory Parallel Computer, IEEE Trans. Computers, Vol. C-32, No. 2, Febr. 1983, pp. 175\u2013189","journal-title":"IEEE Trans. Computers"},{"key":"131_CR3","doi-asserted-by":"crossref","unstructured":"G.F. Goke, G.J.Lipovski Banyan Networks for Partitioning Multiprocessor Systems, Proc. 1st Ann. Symp. on Computer Architecture, 1973, pp. 21\u201328","DOI":"10.1145\/633642.803967"},{"key":"131_CR4","doi-asserted-by":"crossref","unstructured":"J. Garofalakis, P. Spirakis The performance of Mutlistage Interconnection Networks with Finite Buffers, Proc. of the ACM SIGMETRICS Conference, 1990, short paper.","DOI":"10.1145\/98457.98779"},{"key":"131_CR5","unstructured":"R.R. Koch Increasing the size of a Network by a constant factor Can Increase Performance by More Than a Constant Factor, IEEE Symp. on Found. of Comp. Sc. (FOCS 88), pp. 221\u2013231"},{"key":"131_CR6","doi-asserted-by":"publisher","first-page":"1091","DOI":"10.1109\/TC.1983.1676169","volume":"C-32","author":"C.P. Kruskal","year":"1983","unstructured":"C.P. Kruskal, M. Snir The performance of multistage interconnection networks for multiprocessors, IEEE Trans. Comp., vol. C-32, Dec 1983, pp. 1091\u20131098","journal-title":"IEEE Trans. Comp."},{"key":"131_CR7","doi-asserted-by":"publisher","first-page":"1337","DOI":"10.1109\/12.8700","volume":"32","author":"C.P. Kruskal","year":"1988","unstructured":"C.P. Kruskal, M. Snir, A. Weiss The Distribution of Waiting Times in Closed Multistage Interconnection Networks, IEEE Trans. on Computers, vol. 32, 1988, p. 1337\u20131352","journal-title":"IEEE Trans. on Computers"},{"key":"131_CR8","doi-asserted-by":"publisher","first-page":"771","DOI":"10.1109\/TC.1981.1675695","volume":"C-30","author":"J.H. Patel","year":"1981","unstructured":"J.H. Patel, Performance of processor-memory interconnection for multiprocessors IEEE Trans. on Computing, vol. C-30, 1981, pp. 771\u2013780","journal-title":"IEEE Trans. on Computing"},{"key":"131_CR9","unstructured":"G. Pfister, M. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAuliffe, E. A. Melton, V. A. Norton, J. Weiss, The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture, Proc. 1985 Int. Conf. Parallel Processing, pp. 764-771"},{"key":"131_CR10","doi-asserted-by":"crossref","unstructured":"R. Rehrmann, B. Monien, R. Luling, R. Diemann, On the Communication Throughput of Buffered Multistage Interconnection Networks, ACM SPAA'96, pp. 152\u2013161","DOI":"10.1145\/237502.237521"}],"container-title":["Lecture Notes in Computer Science","Euro-Par'97 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0002843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T22:02:28Z","timestamp":1736114548000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0002843"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634409","9783540695493"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/bfb0002843","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"26 September 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}