{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:27:10Z","timestamp":1725456430879},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634409"},{"type":"electronic","value":"9783540695493"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0002853","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T12:29:42Z","timestamp":1132748982000},"page":"1061-1065","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["The effect of the speculation depth on the performance of superscalar architectures"],"prefix":"10.1007","author":[{"given":"Eliseu M. C.","family":"Filho","sequence":"first","affiliation":[]},{"given":"Edil S. T.","family":"Fernandes","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,26]]},"reference":[{"issue":"1","key":"141_CR1","first-page":"261","volume":"17","author":"J. K. F. Lee","year":"1980","unstructured":"Lee, J. K. F., A. J. Smith, Branch Prediction Strategies and the Branch Target Buffer Design, IEEE Computer Vol. 17 N. 1, September 1980, pp. 261\u2013294.","journal-title":"IEEE Computer"},{"key":"141_CR2","doi-asserted-by":"crossref","unstructured":"Yeh, T.-Y., Y. Patt, Two-Level Adaptive Training Branch Prediction, Proc. of the 24th Annual International Symposium on Microarchitecture, 1991, pp. 51\u201361.","DOI":"10.1145\/123465.123475"},{"issue":"5","key":"141_CR3","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MM.1994.363071","volume":"14","author":"S. P. Song","year":"1994","unstructured":"Song, S. P., M. Denman, J. Chang, The PowerPC 604 RISC Microprocessor, IEEE Micro Vol. 14 N. 5, October 1994, pp. 8\u201317.","journal-title":"IEEE Micro"},{"key":"141_CR4","doi-asserted-by":"crossref","unstructured":"Diep, T. A., C. Nelson, J. P. Shen, Performance Evaluation of the PowerPC 620 Microarchitecture, Proc. of the 22th International Symposium on Computer Architecture, 1995, pp. 163\u2013175.","DOI":"10.1145\/223982.224417"},{"key":"141_CR5","unstructured":"MIPS Inc., The R10000 Microprocessor User's Manual, 1995."},{"issue":"11","key":"141_CR6","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1109\/4.475709","volume":"30","author":"T. Williams","year":"1995","unstructured":"Williams, T., N. Patkar, G. Shen, SPARC64: A 64-b 64-Active-Instruction Out-of-Order-Execution MCM Processor, IEEE Journal of Solid State Circuits Vol. 30 N. 11, November 1995, pp. 1215\u20131226.","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"1","key":"141_CR7","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R. M. Tomasulo","year":"1967","unstructured":"Tomasulo, R. M., An Efficient Algorithm for Exploiting Multiple Arithmetic Units, IBM Journal of Research and Development Vol. 11 N. 1, January 1967, pp. 25\u201333.","journal-title":"IBM Journal of Research and Development"},{"issue":"5","key":"141_CR8","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/12.4607","volume":"37","author":"J. E. Smith","year":"1988","unstructured":"Smith, J. E., A. R. Pleszkun, Implementing Precise Interrupts in Pipelined Processors, IEEE Transactions on Computers Vol. 37 N. 55, May 1988, pp. 562\u2013573.","journal-title":"IEEE Transactions on Computers"},{"key":"141_CR9","unstructured":"Sun Microsystems, The SPARC Architecture Manual, Version 7, Mountain View, CA, 1987."},{"key":"141_CR10","unstructured":"The Effect of the Speculation Depth on the Performance of Superscalar Architectures, Tech Rep ES415\/96, Department of Systems and Computer Engineering, COPPE\/UFRJ."}],"container-title":["Lecture Notes in Computer Science","Euro-Par'97 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0002853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:46:37Z","timestamp":1587343597000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0002853"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634409","9783540695493"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/bfb0002853","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"26 September 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}