{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:43:20Z","timestamp":1742381000900},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634409"},{"type":"electronic","value":"9783540695493"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0002854","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T12:29:42Z","timestamp":1132748982000},"page":"1066-1073","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Allocating lifetimes to queues in software pipelined architectures"],"prefix":"10.1007","author":[{"given":"Marcio M.","family":"Fernandes","sequence":"first","affiliation":[]},{"given":"Josep","family":"Llosa","sequence":"additional","affiliation":[]},{"given":"Nigel","family":"Topham","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,26]]},"reference":[{"key":"142_CR1","unstructured":"E. Ayguad\u00e9, C. Barrado, J. Labarta, J. Llosa, D. Lopez, S. Moreno, D. Padua, E. Riera, and M. Valero. Ictineo: Una herramienta para la investigacion en paralelismo a nivel de instrucciones. In VI Jornadas de Paralelismo, July 1995."},{"issue":"9","key":"142_CR2","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/C-M.1981.220595","volume":"14","author":"A.E. Charlesworth","year":"1981","unstructured":"A. Charlesworth. An approach to scientific array processing: The architectural design of the AP120B\/FPS-164 family. Computer, 14(9), 1981.","journal-title":"Computer"},{"key":"142_CR3","doi-asserted-by":"crossref","unstructured":"A. Eichenberger, E. Davidson, and S. Abraham. Minimum register requirements for a modulo schedule. In Proceedings of the MICRO-27-The 27th Annual International Symposium on Microarchitecture, November 1994.","DOI":"10.1145\/192724.192732"},{"key":"142_CR4","unstructured":"Marcio M. Fernandes, Josep Llosa, and Nigel Topham. Using queues for register file organization in VLIW architectures. Technical Report ECS-CSG-29-97, Edinburgh University, February 1997."},{"issue":"6","key":"142_CR5","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1145\/173262.155115","volume":"28","author":"Richard A. Huff","year":"1993","unstructured":"R. Huff. Lifetime-sensitive modulo scheduling. In Proceedings of the SIGPLAN'93-Conference on Programming Language Design and Implementation, 1993.","journal-title":"ACM SIGPLAN Notices"},{"key":"142_CR6","doi-asserted-by":"crossref","unstructured":"J. Janssen and H. Corporaal. Partitioned register file for TTAs. In Proceedings of the MICRO-28-The 28th Annual International Symposium on Microarchitecture, November 1995.","DOI":"10.1109\/MICRO.1995.476840"},{"key":"142_CR7","unstructured":"J. Llosa, M. Valero, E. Ayguad\u00e9, and J. Labarta. Register requirements of pipelined loops and their effect on performance. In 2nd International Workshop on Massive Parallelism: Hardware, Software and Applications, October 1994."},{"key":"142_CR8","doi-asserted-by":"crossref","unstructured":"B. Rau. Iterative modulo scheduling. The International Journal of Parallel Processing, February 1996.","DOI":"10.1007\/BF03356742"},{"key":"142_CR9","doi-asserted-by":"crossref","unstructured":"B. Rau and C. Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In 14th Annual Workshop on Microprogramming, October 1981.","DOI":"10.1145\/1014192.802449"},{"key":"142_CR10","doi-asserted-by":"crossref","unstructured":"B. Rau, M. Lee, P. Tirumalai, and M. Schlansker. Register allocation for software pipelined loops. In Proceedings of the ACM SIGPLAN'92-Conference on Programming Language Design and Implementation, June 1992.","DOI":"10.1145\/143095.143141"},{"key":"142_CR11","unstructured":"B. Rau and P. Tirumalai M. Schlansker. Code generation schema for modulo scheduled loops. In Proceedings of the MICRO-25-The 25th Annual International Symposium on Microarchitecture, December 1992."},{"key":"142_CR12","unstructured":"B. Rau, D. Yen, W. Yen, and R. Towle. The Cydra 5 departmental supercomputer. Computer, January 1989. *** DIRECT SUPPORT *** A0008C42 00037"}],"container-title":["Lecture Notes in Computer Science","Euro-Par'97 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0002854","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:46:11Z","timestamp":1587343571000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0002854"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634409","9783540695493"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/bfb0002854","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"26 September 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}