{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T22:40:21Z","timestamp":1736116821049,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634409"},{"type":"electronic","value":"9783540695493"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0002855","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T12:29:42Z","timestamp":1132748982000},"page":"1074-1078","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Treegion scheduling for highly parallel processors"],"prefix":"10.1007","author":[{"given":"Sanjeev","family":"Banerjia","sequence":"first","affiliation":[]},{"given":"William A.","family":"Havanki","sequence":"additional","affiliation":[]},{"given":"Thomas M.","family":"Conte","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,9,26]]},"reference":[{"key":"143_CR1","doi-asserted-by":"publisher","first-page":"889","DOI":"10.1109\/T-C.1970.222795","volume":"C-19","author":"G. S. Tjaden","year":"1970","unstructured":"G. S. Tjaden and M. J. Flynn, \u201cDetection and parallel execution of independent instructions,\u201d IEEE Trans. Comput., vol. C-19, pp. 889\u2013895, Oct. 1970.","journal-title":"IEEE Trans. Comput."},{"issue":"no.7","key":"143_CR2","doi-asserted-by":"publisher","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C-30","author":"J. A. Fisher","year":"1981","unstructured":"J. A. Fisher, \u201cTrace scheduling: A technique for global microcode compaction,\u201d IEEE Trans. Comput., vol. C-30, no. 7, pp. 478\u2013490, July 1981.","journal-title":"IEEE Trans. Comput."},{"key":"143_CR3","volume-title":"Exploiting instruction level parallelism in the presence of branches","author":"S. A. Mahlke","year":"1996","unstructured":"S. A. Mahlke, Exploiting instruction level parallelism in the presence of branches. PhD thesis, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, 1996."},{"key":"143_CR4","unstructured":"B. L. Deitrich and W. W. Hwu, \u201cSpeculative hedge: regulating compile-time speculation against profile variations,\u201d in Proc. 29th Ann. Int'l Symp. on Microarchitecture [11]."},{"key":"143_CR5","doi-asserted-by":"crossref","unstructured":"T. M. Conte and S. W. Sathaye, \u201cDynamic rescheduling: A technique for object code compatibility in VLIW architectures,\u201d in Proc. 28th Ann. Int'l Symp. on Microarchitecture, (Ann Arbor, MI), Nov. 1995.","DOI":"10.1109\/MICRO.1995.476828"},{"key":"143_CR6","doi-asserted-by":"crossref","unstructured":"C. Chekuri, R. Johnson, R. Motwani, B. Natarajan, B. Rau, and M. Schlansker, \u201cProfile-driven instruction level parallel scheduling with application to superblocks,\u201d in Proc. 29th Ann. Int'l Symp. on Microarchitecture [11], pp. 58\u201367.","DOI":"10.1109\/MICRO.1996.566450"},{"key":"143_CR7","unstructured":"P. Y. T. Hsu and E. S. Davidson, \u201cHighly concurrent scalar processing,\u201d in Proc. 13th Ann. Int'l Symp. Computer Architecture, (Tokyo, Japan), June 1986."},{"key":"143_CR8","series-title":"Technical report","volume-title":"Percolation scheduling: a parallel compilation technique","author":"A. Nicolau","year":"1985","unstructured":"A. Nicolau, \u201cPercolation scheduling: a parallel compilation technique,\u201d Technical report TR-678, Department of Computer Science, Cornell University, Ithaca, NY, May 1985."},{"key":"143_CR9","unstructured":"K. Ebcio\u011dlu, \u201cSome design ideas for a VLIW architecture for sequential-natured software,\u201d in Proceedings of the IFIP Working Group 10.3 Working Conference on Parallel Processing, (Pisa, Italy), pp. 3\u201321, North Holland, 1988. (published as Parallel Processing, M. Cosuard, et al., (eds).)."},{"key":"143_CR10","unstructured":"J. A. Fisher, \u201cGlobal code generation for instruction-level parallelism: Trace Scheduling-2,\u201d Tech. Rep. HPL-93-43, Hewlett-Packard Laboratories, June 1993."},{"key":"143_CR11","unstructured":"Proc. 29th Ann. Int'l Symp. on Microarchitecture, (Paris, France), Dec. 1996."}],"container-title":["Lecture Notes in Computer Science","Euro-Par'97 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0002855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T22:03:34Z","timestamp":1736114614000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0002855"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634409","9783540695493"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/bfb0002855","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"26 September 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}