{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:22:34Z","timestamp":1725456154948},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540607656"},{"type":"electronic","value":"9783540494461"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/bfb0014189","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T08:13:46Z","timestamp":1132733626000},"page":"16-30","source":"Crossref","is-referenced-by-count":0,"title":["An experimental study of an ILP-based exact solution method for software pipelining"],"prefix":"10.1007","author":[{"given":"Erik R.","family":"Altman","sequence":"first","affiliation":[]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[]},{"given":"Guang R.","family":"Gao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,9]]},"reference":[{"key":"2_CR1","volume-title":"PhD thesis","author":"E.R. Altman","year":"1995","unstructured":"E.R. Altman. Optimal Software Pipelining with Function Unit and Register Constraints (In Preparation). PhD thesis, McGill University, Montreal, Quebec, 1995."},{"key":"2_CR2","volume-title":"Scheduling and mapping: Software pipelining in the presence of structural hazards","author":"E. R. Altman","year":"1995","unstructured":"Erik R. Altman, R. Govindarajan, and Guang R. Gao. Scheduling and mapping: Software pipelining in the presence of structural hazards. In Proc. of the SIGPLAN '95 Conf. on Programming Language Design and Implementation, La Jolla, Calif., Jun. 18\u201321, 1995. ACM SIGPLAN."},{"key":"2_CR3","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1007\/BF01205184","volume":"7","author":"J. C. Dehnert","year":"1993","unstructured":"James C. Dehnert and Ross A. Towle. Compiling for Cydra 5. J. of Supercomputing, 7:181\u2013227, May 1993.","journal-title":"J. of Supercomputing"},{"key":"2_CR4","series-title":"Languages and Compilers for Parallel Computing, Res. Monographs in Parallel and Distrib. Computing","first-page":"213","volume-title":"A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture","author":"K. Ebcioglu","year":"1990","unstructured":"Kemal Ebcioglu and Toshio Nakatani. A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture. In David Gelernter, Alexandru Nicolau, and David Padua, editors, Languages and Compilers for Parallel Computing, Res. Monographs in Parallel and Distrib. Computing, chapter 12, pages 213\u2013229. Pitman Pub. and the MIT Press, London, England, and Cambridge, Mass., 1990. Selected papers from the Second Work. on Languages and Compilers for Parallel Computing, Urbana, Ill., Aug. 1\u20133, 1989."},{"key":"2_CR5","first-page":"75","volume-title":"Minimum register requirements for a modulo schedule","author":"A. E. Eichenberger","year":"1994","unstructured":"Alexandre E. Eichenberger, Edward S. Davidson, and Santosh G. Abraham. Minimum register requirements for a modulo schedule. In Proc. of the 27th Ann. Intl. Symp. on Microarchitecture, pages 75\u201384, San Jose, Calif., Nov. 30\u2013Dec.2, 1994. ACM SIGMICRO and IEEE-CS TC-MICRO."},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"P. Feautrier. Fine-grain Scheduling under Resource Constraints. In Seventh Annual Workshop on Languages and Compilers for Parallel Computing, Ithaca, USA, Aug 1994.","DOI":"10.1007\/BFb0025867"},{"key":"2_CR7","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"M. R. Garey","year":"1979","unstructured":"M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman and Company, New York, N. Y., 1979."},{"key":"2_CR8","volume-title":"Res. Rep. RC 17068","author":"F. Gasperoni","year":"1991","unstructured":"F. Gasperoni and U. Schwiegelshohn. Efficient algorithms for cyclic scheduling. Res. Rep. RC 17068, IBM TJ Watson Res. Center, Yorktown Heights, NY, 1991."},{"key":"2_CR9","first-page":"85","volume-title":"Minimizing register requirements under resource-constrained rate-optimal software pipelining","author":"R. Govindarajan","year":"1994","unstructured":"R. Govindarajan, Erik R. Altman, and Guang R. Gao. Minimizing register requirements under resource-constrained rate-optimal software pipelining. In Proc. of the 27th Ann. Intl. Symp. on Microarchitecture, pages 85\u201394, San Jose, Calif., Nov. 30\u2013Dec.2, 1994. ACM SIGMICRO and IEEE-CS TC-MICRO."},{"key":"2_CR10","series-title":"Ph.D. Thesis","volume-title":"Technical report","author":"P.Y.T. Hsu","year":"1986","unstructured":"P.Y.T. Hsu. Highly concurrent scalar processing. Technical report, University of Illinois at Urbana-Champagne, Urbana, IL, 1986. Ph.D. Thesis."},{"key":"2_CR11","first-page":"258","volume-title":"SIGPLAN Notices, 28","author":"R. A. Huff","year":"1993","unstructured":"Richard A. Huff. Lifetime-sensitive modulo scheduling. In Proc. of the SIGPLAN '93 Conf. on Programming Language Design and Implementation, pages 258\u2013267, Albuquerque, N. Mex., Jun. 23\u201325, 1993. ACM SIGPLAN. SIGPLAN Notices, 28(6), Jun. 1993."},{"key":"2_CR12","first-page":"318","volume-title":"SIGPLAN Notices, 23","author":"M. Lam","year":"1988","unstructured":"Monica Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proc. of the SIGPLAN '88 Conf. on Programming Language Design and Implementation, pages 318\u2013328, Atlanta, Georgia, Jun. 22\u201324, 1988. ACM SIGPLAN. SIGPLAN Notices, 23(7), Jul. 1988."},{"key":"2_CR13","first-page":"55","volume-title":"An efficient resource-constrained global scheduling technique for superscalar and VLIW processors","author":"S. Moon","year":"1992","unstructured":"Soo-Mook Moon and Kemal Ebcio\u011flu. An efficient resource-constrained global scheduling technique for superscalar and VLIW processors. In Proc. of the 25th Ann. Intl. Symp. on Microarchitecture, pages 55\u201371, Portland, Ore., Dec. 1\u20134, 1992. ACM SIGMICRO and IEEE-CS TC-MICRO."},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Q. Ning and G. R. Gao. A novel framework of register allocation for software pipelining. In Conf. Rec. of the Twentieth Ann. ACM SIGPLAN-SIGACT Symp. on Principles of Prog Languages, pages 29\u201342, Charleston, S. Carolina, Jan. 10\u201313, 1993.","DOI":"10.1145\/158511.158519"},{"key":"2_CR15","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/BF01205181","volume":"7","author":"B. R. Rau","year":"1993","unstructured":"B. R. Rau and J. A. Fisher. Instruction-level parallel processing: History, overview and perspective. J. of Supercomputing, 7:9\u201350, May 1993.","journal-title":"J. of Supercomputing"},{"key":"2_CR16","first-page":"183","volume-title":"Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing","author":"B. R. Rau","year":"1981","unstructured":"B. R. Rau and C. D. Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In Proc. of the 14th Ann. Microprogramming Work., pages 183\u2013198, Chatham, Mass., Oct. 12\u201315, 1981. ACM SIGMICRO and IEEE-CS TC-MICRO."},{"key":"2_CR17","first-page":"63","volume-title":"Iterative modulo scheduling: An algorithm for software pipelining loops","author":"B. R. Rau","year":"1994","unstructured":"B. Ramakrishna Rau. Iterative modulo scheduling: An algorithm for software pipelining loops. In Proc. of the 27th Ann. Intl. Symp. on Microarchitecture, pages 63\u201374, San Jose, Cal, Nov 30\u2013Dec 2, 1994. ACM SIGMICRO & IEEE-CS TC-MICRO."},{"issue":"4","key":"2_CR18","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1145\/321479.321485","volume":"15","author":"R. Reiter","year":"1968","unstructured":"Raymond Reiter. Scheduling parallel computations. J. of the ACM, 15(4):590\u2013599, Oct. 1968.","journal-title":"J. of the ACM"},{"key":"2_CR19","volume-title":"A new approach to software pipelining of complicated loops with branches. Res. rep. no.","author":"J. Wang","year":"1993","unstructured":"J. Wang and E. Eisenbeis. A new approach to software pipelining of complicated loops with branches. Res. rep. no., Institut Nat. de Recherche en Informatique et en Automatique (INRIA), Rocquencourt, France, Jan. 1993."},{"key":"2_CR20","first-page":"170","volume-title":"Enhanced modulo scheduling for loops with conditional branches","author":"N. J. Warter","year":"1992","unstructured":"Nancy J. Warter, John W. Bockhaus, Grant E. Haab, and Krishna Subramanian. Enhanced modulo scheduling for loops with conditional branches. In Proc. of the 25th Ann. Intl. Symp. on Microarchitecture, pages 170\u2013179, Portland, Ore., Dec. 1\u20134, 1992. ACM SIGMICRO and IEEE-CS TC-MICRO."}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0014189","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,11]],"date-time":"2020-04-11T04:39:41Z","timestamp":1586579981000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0014189"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540607656","9783540494461"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/bfb0014189","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}