{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:18:30Z","timestamp":1725455910242},"publisher-location":"Berlin\/Heidelberg","reference-count":21,"publisher":"Springer-Verlag","isbn-type":[{"type":"print","value":"354057767X"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/bfb0020022","type":"book-chapter","created":{"date-parts":[[2005,11,23]],"date-time":"2005-11-23T02:23:23Z","timestamp":1132712603000},"page":"45-65","source":"Crossref","is-referenced-by-count":2,"title":["Application of compiler-assisted rollback recovery to speculative execution repair"],"prefix":"10.1007","author":[{"given":"Neal J.","family":"Alewine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W. Kent","family":"Fuchs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-mei","family":"Hwu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"R. P. Colwell, R. P. Nix, J. O'Donnell, D. B. Papworth, and P. K. Rodman, \u201cA VLIW Architecture for a Trace Scheduling Compiler,\u201d in Proc. 2nd Int. Conf. Architecture Support Programming Languages and Operating Syst., pp. 105\u2013111, Oct. 1987.","DOI":"10.1145\/36206.36201"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"J. C. Dehnert, P. Y. Hsu, and J. P. Bratt, \u201cOverlapped Loop Support in the Cydra 5,\u201d in Proc. 3rd Int. Conf. Architecture Support Programming Languages and Operating Syst., pp. 26\u201338, April 1989.","DOI":"10.1145\/70082.68185"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"P. Chang, W. Chen, N. Warter, and W.-M. W. Hwu, \u201cIMPACT: An Architecture Framework for Multiple-Instruction-Issue Processors,\u201d in Proc. 18th Annu. Symp. Comput. Architecture, pp. 266\u2013275, May 1991.","DOI":"10.1145\/115952.115979"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"B. R. Rau and C. D. Glaeser, \u201cSome Scheduling Techniques and an Easily Schedulable Horizontal Architecture for High Performance Scientific Computing,\u201d in Proc. 20th Annu. Workshop Microprogramming Microarchitecture, pp. 183\u2013198, Oct. 1981.","DOI":"10.1145\/1014192.802449"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"M. S. Lam, \u201cSoftware Pipelining: An Effective Scheduling Technique for VLIW Machines,\u201d in Proc. ACM SIGPLAN 1988 Conf. Programming Language Design Implementation, pp. 318\u2013328, June 1988.","DOI":"10.1145\/53990.54022"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"A. Aiken and A. Nicolau, \u201cOptimal Loop Parallelization,\u201d in Proc. ACM SIGPLAN 1988 Conf. Programming Language Design Implementation, pp. 308\u2013317, June 1988.","DOI":"10.1145\/53990.54021"},{"issue":"no.7","key":"5_CR7","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"c-30","author":"J. A. Fisher","year":"1981","unstructured":"J. A. Fisher, \u201cTrace Scheduling: A Technique for Global Microcode Compaction,\u201d IEEE Trans. Comput., vol. c-30, no. 7, pp. 478\u2013490, July 1981.","journal-title":"IEEE Trans. Comput."},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"M. D. Smith, M. S. Lam, and M. Horowitz, \u201cBoosting Beyond Scalar Scheduling in a Superscalar Processor,\u201d in Proc. 17th Annu. Symp. Comput. Architecture, pp. 344\u2013354, May 1990.","DOI":"10.1145\/325096.325160"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"S. A. Mahlke, W. Y. Chen, W.-M. W. Hwu, B. R. Rao, and M. S. Schlansker, \u201cSentinel Scheduling for VLIW and Superscalar Processors,\u201d in Proc. 5th Int. Conf. Architecture Support Programming Languages and Operating Syst., pp. 238\u2013247, Oct. 1992.","DOI":"10.1145\/143365.143529"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"M. D. Smith, M. A. Horowitz, and M. S. Lam, \u201cEfficient Superscalar Performance Through Boosting,\u201d in Proc. 5th Int. Conf. Architecture Support Programming Languages and Operating Syst., pp. 248\u2013259, Oct. 1992.","DOI":"10.1145\/143365.143534"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"N. J. Alewine, S.-K. Chen, C.-C. J. Li, W. K. Fuchs, and W.-M. W. Hwu, \u201cBranch Recovery with Compiler-Assisted Multiple Instruction Retry,\u201d in Proc. 22th Int. Symp. Fault-Tolerant Comput., pp. 66\u201373, July 1992.","DOI":"10.21236\/ADA251920"},{"key":"5_CR12","series-title":"Tech. Rep. CRHC-93-06","volume-title":"PhD thesis","author":"N. J. Alewine","year":"1993","unstructured":"N. J. Alewine, Compiler-assisted Multiple Instruction Rollback Recovery using a Read Buffer. PhD thesis, Tech. Rep. CRHC-93-06, University of Illinois at Urbana-Champaign, 1993."},{"key":"5_CR13","unstructured":"N. J. Alewine, S.-K. Chen, W. K. Fuchs, and W.-M. W. Hwu, \u201cCompiler-assisted Multiple Instruction Rollback Recovery using a Read Buffer,\u201d Tech. Rep. CRHC-93-11, Coordinated Science Laboratory, University of Illinois, May 1993."},{"key":"5_CR14","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/12.4607","volume":"37","author":"J. E. Smith","year":"1988","unstructured":"J. E. Smith and A. R. Pleszkun, \u201cImplementing Precise Interrupts in Pipelined Processors,\u201d IEEE Trans. Comput., vol. 37, pp. 562\u2013573, May 1988.","journal-title":"IEEE Trans. Comput."},{"key":"5_CR15","doi-asserted-by":"publisher","first-page":"548","DOI":"10.1109\/12.54848","volume":"39","author":"Y. Tamir","year":"1990","unstructured":"Y. Tamir and M. Tremblay, \u201cHigh-Performance Fault-Tolerant VLSI Systems Using Micro Rollback,\u201d IEEE Trans. Comput., vol. 39, pp. 548\u2013554, Apr. 1990.","journal-title":"IEEE Trans. Comput."},{"key":"5_CR16","volume-title":"Compilers: Principles, Techniques, and Tools","author":"A. V. Aho","year":"1986","unstructured":"A. V. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques, and Tools. Reading, MA: Addison-Wesley, 1986."},{"key":"5_CR17","volume-title":"Superscalar Microprocessor Design","author":"M. Johnson","year":"1991","unstructured":"M. Johnson, Superscalar Microprocessor Design. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1991."},{"key":"5_CR18","unstructured":"C.-C. J. Li, S.-K. Chen, W. K. Fuchs, and W.-M. W. Hwu, \u201cCompiler-Assisted Multiple Instruction Retry.\u201d Manuscript, May 1991."},{"key":"5_CR19","volume-title":"Graph Theory with Applications","author":"J. A. Bondy","year":"1979","unstructured":"J. A. Bondy and U. Murty, Graph Theory with Applications. London, England: Macmillan Press Ltd., 1979."},{"key":"5_CR20","volume-title":"Computer Architecture: A Quantitative Approach","author":"J. L. Hennessy","year":"1990","unstructured":"J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. San Mateo, CA: Morgan Kaufmann Publishers, Inc., 1990."},{"issue":"no.1","key":"5_CR21","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","volume":"17","author":"J. K. Lee","year":"1984","unstructured":"J. K. Lee and A. J. Smith, \u201cBranch Prediction Strategies and Branch Target Buffer Design,\u201d Computer, vol. 17, no. 1, pp. 6\u201322, Jan. 1984.","journal-title":"Computer"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software Architectures for Fault Tolerance"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.springerlink.com\/index\/pdf\/10.1007\/BFb0020022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,5]],"date-time":"2023-05-05T11:40:00Z","timestamp":1683286800000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0020022"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["354057767X"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/bfb0020022","relation":{},"subject":[]}}