{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:14:28Z","timestamp":1725455668620},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540637660"},{"type":"electronic","value":"9783540696445"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0024228","type":"book-chapter","created":{"date-parts":[[2005,11,19]],"date-time":"2005-11-19T02:51:07Z","timestamp":1132368667000},"page":"335-342","source":"Crossref","is-referenced-by-count":0,"title":["Cost estimation of coherence protocols of software managed cache on distributed shared memory system"],"prefix":"10.1007","author":[{"given":"Takeshi","family":"Nanri","sequence":"first","affiliation":[]},{"given":"Hiroyuki","family":"Sato","sequence":"additional","affiliation":[]},{"given":"Masaaki","family":"Shimasaki","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,9]]},"reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"R. Bianchni, L. Kontothanassis, R. Pint, M. De Maria, M. Abud, and C L. Amorin. Hiding communication latency and coherence overhead in software dsms. In Proc. of the 7th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 198\u2013209. ACM, 1996.","DOI":"10.1145\/237090.237185"},{"issue":"3","key":"29_CR2","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1145\/210126.210127","volume":"13","author":"J.B. Carter","year":"1995","unstructured":"J.B. Carter, J.K. Bennet, and W. Zwaenepoel. Techniques for reducing consistency-related communication in distributed shared-memory systems. ACM Trans. on Computer Systems, 13(3):205\u2013243, 1995.","journal-title":"ACM Trans. on Computer Systems"},{"issue":"4","key":"29_CR3","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1145\/6513.6514","volume":"4","author":"J. Archibald","year":"1993","unstructured":"Archibald J. and Baer J.-L. Cache coherence protocols: Evaluation using a multiprocessor simulation model. ACM Trans. Comp. Syst., 4(4):273\u2013298, 1993.","journal-title":"ACM Trans. Comp. Syst."},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"D.J. Lilja. Cache coherence in large-scale shared-memory multiprocessors: Issues and comparisons. ACM Computing Surveys, 25(3), 1993.","DOI":"10.1145\/158439.158907"},{"issue":"5","key":"29_CR5","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1109\/71.382316","volume":"6","author":"F. Mounes-Toussi","year":"1995","unstructured":"F. Mounes-Toussi and D.J. Lilja. The potential of compile-time analysis to adapt the cache coherence enforcement strategy to the data sharing characteristics. IEEE Trans. on Parallel and Distributed Systems, 6(5):470\u2013481, 1995.","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"29_CR6","doi-asserted-by":"crossref","unstructured":"T. Nanri, H. Sato, and M. Shimasaki. Using cache optimizing compiler for managing software cache on distributed shared memory system. In Proc. HPC Asia'97, 1997.","DOI":"10.1109\/HPC.1997.592166"},{"issue":"9","key":"29_CR7","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1145\/248209.237142","volume":"31","author":"V.S. Pai","year":"1996","unstructured":"V.S. Pai, P. Ranganathan, S.V. Adve, and T. Harton. An evaluation of memory consistency models for shared-memory systems with ilp processors. SIGPLAN Not., 31(9):12\u201323,1996.","journal-title":"SIGPLAN Not."},{"issue":"9","key":"29_CR8","doi-asserted-by":"publisher","first-page":"915","DOI":"10.1109\/71.466630","volume":"6","author":"C.A. Prete","year":"1995","unstructured":"C.A. Prete. A trace-driven simulator for performance evaluation of cachebased multiprocessor systems. IEEE Trans. on Parallel and Distributed Systems, 6(9):915\u2013929,1995.","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"issue":"6","key":"29_CR9","doi-asserted-by":"publisher","first-page":"659","DOI":"10.1145\/236114.236116","volume":"18","author":"J. Skeppstedt","year":"1996","unstructured":"J. Skeppstedt and P. Stenstrom. Using dataflow analysis techniques to reduce ownership overhead in cache coherence protocols. ACM Trans. on Programming Languages and Systems, 18(6):659\u2013682, 1996.","journal-title":"ACM Trans. on Programming Languages and Systems"},{"key":"29_CR10","doi-asserted-by":"crossref","unstructured":"J.E. Veenstra and R.J. Fowler. A performance evaluation of optimal hybrid cache coherency protocols. In Proc. of the 5th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 149\u2013157. ACM, 1992.","DOI":"10.1145\/143365.143503"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0024228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,4]],"date-time":"2019-02-04T17:51:32Z","timestamp":1549302692000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0024228"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540637660","9783540696445"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/bfb0024228","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}