{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:19:25Z","timestamp":1725455965925},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540616276"},{"type":"electronic","value":"9783540706366"}],"license":[{"start":{"date-parts":[[1996,1,1]],"date-time":"1996-01-01T00:00:00Z","timestamp":820454400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/bfb0024776","type":"book-chapter","created":{"date-parts":[[2005,11,19]],"date-time":"2005-11-19T07:17:56Z","timestamp":1132384676000},"page":"773-778","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Functionality distribution on a superscalar architecture"],"prefix":"10.1007","author":[{"given":"Eliseu M. C.","family":"Filho","sequence":"first","affiliation":[]},{"given":"Edil S. T.","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Wolfe","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,10]]},"reference":[{"key":"99_CR1","unstructured":"Sun Microsystems Inc., \u201cThe SPARC Architecture Manual,\u201d Version 7, Mountain View, CA, 1987."},{"key":"99_CR2","unstructured":"Chaves Filho, Eliseu M. Superscalar Architectures: The Effect of Some Parameters on the Performance, D.Sc. Thesis, Department of Systems and Computer Engineering, COPPE\/UFRJ, 1994."},{"key":"99_CR3","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"No. 11","author":"R. M. Tomasulo","year":"1967","unstructured":"R. M. Tomasulo, \u201cAn Efficient Algorithm for Exploiting Multiple Arithmetic Units,\u201d IBM Journal, No. 11, 1967, pp. 25\u201333.","journal-title":"IBM Journal"},{"issue":"No.5","key":"99_CR4","doi-asserted-by":"publisher","first-page":"562","DOI":"10.1109\/12.4607","volume":"37","author":"J. E. Smith","year":"1988","unstructured":"J. E. Smith, A. R. Pleszkun, \u201cImplementing Precise Interrupts in Pipelined Processors,\u201d IEEE Transactions on Computers, Vol. 37, No. 5, May 1988, pp. 562\u2013573.","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Euro-Par'96 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0024776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:36:42Z","timestamp":1587343002000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0024776"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540616276","9783540706366"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/bfb0024776","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]},"assertion":[{"value":"10 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}