{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:29:34Z","timestamp":1748334574068,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540616276"},{"type":"electronic","value":"9783540706366"}],"license":[{"start":{"date-parts":[[1996,1,1]],"date-time":"1996-01-01T00:00:00Z","timestamp":820454400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/bfb0024784","type":"book-chapter","created":{"date-parts":[[2005,11,19]],"date-time":"2005-11-19T07:17:56Z","timestamp":1132384676000},"page":"833-840","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Optimal software pipelining through enumeration of schedules"],"prefix":"10.1007","author":[{"given":"Erik R.","family":"Altman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guang R.","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,10]]},"reference":[{"key":"107_CR1","unstructured":"Alexander Aiken and Alexandru Nicolau. A realistic resource-constrained software pipelining algorithm. In Alexandra Nicolau, David Gelernter, Thomas Gross, and David Padua, editors, Advances in Languages and Compilers for Parallel Processing, pages 274\u2013290. Mass., 1991."},{"key":"107_CR2","volume-title":"PhD thesis","author":"E. R. Altman","year":"1995","unstructured":"Erik R. Altman. Optimal Software Pipelining with Function Unit and Register Constraints. PhD thesis, McGill U., Montr\u00e9al, Qu\u00e9., Oct. 1995."},{"key":"107_CR3","doi-asserted-by":"crossref","unstructured":"Erik R. Altman, R. Govindarajan, and Guang R. Gao. Scheduling and mapping: Software pipelining in the Presence of Structural Hazards. In Proc of the SIGPLAN '95 Conf on Programming Language Design and Implementation, pages 139\u2013150, La Jolla, Calif, June, 1995.","DOI":"10.1145\/207110.207128"},{"key":"107_CR4","doi-asserted-by":"crossref","unstructured":"Alexandre E. Eichenberger, Edward S. Davidson, and Santosh G. Abraham. Optimum Modulo Schedules for Minimum Register Requirements. In Conf. Proc., 1995 Intl. Conf. on Supercomputing, pages 31\u201340, Barcelona, Spain, Jul. 3\u20137, 1995.","DOI":"10.1145\/224538.224542"},{"key":"107_CR5","doi-asserted-by":"crossref","unstructured":"P. Feautrier. Fine-grain Scheduling under Resource Constraints. In Seventh Annual Workshop on Languages and Compilers for Parallel Computing, Ithaca, USA, August 1994.","DOI":"10.1007\/BFb0025867"},{"key":"107_CR6","doi-asserted-by":"crossref","unstructured":"R. Govindarajan, Erik R. Altman, and Guang R.Gao. Minimizing register requirements under resourceconstrained rate-optimal software pipelining. In Proc. of the 27th Annual Intl. Symp. on Microarchitecture, pages 85\u201394, San Jose, Calif, Nov. 30\u2013Dec.2, 1994.","DOI":"10.1145\/192724.192733"},{"key":"107_CR7","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1016\/0377-2217(94)90332-8","volume":"72","author":"C. Hanen","year":"1994","unstructured":"C. Hanen. Study of a NP-Hard Cyclic Scheduling Problem: The Recurrent Job-Shop. In European Journal of Operations Research, (72) 1994, pages 82\u2013101.","journal-title":"European Journal of Operations Research"},{"key":"107_CR8","doi-asserted-by":"crossref","unstructured":"Richard A. Huff. Lifetime-sensitive modulo scheduling. In Proc of the SIGPLAN '93 Conf. on Programming Language Design and Implementation, pages 258\u2013267, Albuquerque, N. Mex., June, 1993.","DOI":"10.1145\/173262.155115"},{"key":"107_CR9","doi-asserted-by":"crossref","unstructured":"Monica Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proc. of the SIGPLAN '88 Conf. on Programming Language Design and Implementation, pages 318\u2013328, Atlanta, Georgia, Jun. 22\u201324, 1988.","DOI":"10.1145\/960116.54022"},{"key":"107_CR10","doi-asserted-by":"crossref","unstructured":"Soo-Mook Moon and Kemal Ebcioglu. An efficient resource-constrained global scheduling technique for superscalar and VLIW processors. In Proc. of the 25th Annual Intl. Symp. on Microarchitecture, pages 55\u201371, Portland, Ore., Dec. 1\u20134, 1992.","DOI":"10.1145\/144965.145000"},{"key":"107_CR11","doi-asserted-by":"crossref","unstructured":"Qi Ning and Guang R. Gao. A novel framework of register allocation for software pipelining. In Conf. Rec. of the 20th Annual Symposium on Principles of Programming Languages, pages 29\u201342, Charleston, South Carolina, Jan. 10\u201313, 1993.","DOI":"10.1145\/158511.158519"},{"key":"107_CR12","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/BF01205181","volume":"7","author":"B. R. Rau","year":"1993","unstructured":"B. R. Rau and J. A. Fisher. Instruction-level parallel processing: History, overview and perspective. J. of Supercomputing, 7:9\u201350, May 1993.","journal-title":"J. of Supercomputing"},{"key":"107_CR13","doi-asserted-by":"crossref","unstructured":"B. R. Rau and C. D. Glaeser. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In Proc. of the 14th Annual Microprogramming Work., pages 183\u2013198, Chatham, Mass., Oct. 12\u201315, 1981.","DOI":"10.1145\/1014192.802449"},{"issue":"6","key":"107_CR14","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1109\/2.294853","volume":"27","author":"J. E. Smith","year":"1994","unstructured":"James E. Smith and Shlomo Weiss. PowerPC 601 and Alpha 21064: A Tale of Two RISCs. Computer, 27(6):46\u201358, Jun. 1994.","journal-title":"Computer"},{"key":"107_CR15","doi-asserted-by":"crossref","unstructured":"Peter Song and Marvin Denman. The PowerPC 604 RISC Microproc. Motorola; IBM, 1994.","DOI":"10.1109\/MM.1994.363071"},{"key":"107_CR16","unstructured":"Steven R. Vegdahl. A dynamic-programming technique for compacting loops. In Proc. of the 25th Ann. Intl. Symp. on Microarchitecture, Portland, USA, Dec, 1992."}],"container-title":["Lecture Notes in Computer Science","Euro-Par'96 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0024784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,5]],"date-time":"2025-01-05T18:56:53Z","timestamp":1736103413000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0024784"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540616276","9783540706366"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/bfb0024784","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]},"assertion":[{"value":"10 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}