{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:43:06Z","timestamp":1725457386793},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540628989"},{"type":"electronic","value":"9783540690412"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/bfb0031656","type":"book-chapter","created":{"date-parts":[[2005,12,11]],"date-time":"2005-12-11T07:45:51Z","timestamp":1134287151000},"page":"850-859","source":"Crossref","is-referenced-by-count":1,"title":["A bus arbitration scheme with smoothly-distributed waiting time"],"prefix":"10.1007","author":[{"given":"Sang-Man","family":"Moh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suk-Han","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,25]]},"reference":[{"key":"83_CR1","first-page":"41","volume-title":"Microcomputer Bus Structures and Bus Interface Design","author":"A. L. Dexter","year":"1986","unstructured":"A. L. Dexter, Microcomputer Bus Structures and Bus Interface Design, pp.41\u201369, Marcel Dekker, New York, 1986."},{"key":"83_CR2","first-page":"67","volume-title":"Multiprocessors","author":"D. Tabak","year":"1990","unstructured":"D. Tabak, Multiprocessors, pp.67\u2013102, Prentice Hall, Englewood Cliffs, New Jersey, 1990."},{"key":"83_CR3","unstructured":"C. Y. Choi, K.-W. Rim, B. K. Park, and H. Shin, \u201cDesign and Performance of a Highly Pipelined Bus for Shared Memory Multiprocessor,\u201d Proc. 20th EUROMI-CRO Conf., pp.451\u2013456, Liverpool, England, Sep. 5\u20138, 1994."},{"key":"83_CR4","first-page":"127","volume-title":"Microcomputer Buses and Links","author":"D. Corso Del","year":"1986","unstructured":"D. Del Corso, H. Kirrman, and J. D. Nicoud, Microcomputer Buses and Links, pp.127\u2013161, Academic Press, London, 1986."},{"issue":"No.1","key":"83_CR5","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1016\/0165-6074(83)90160-6","volume":"11","author":"G. Cioffi","year":"1983","unstructured":"G. Cioffi and P. Velardi, \u201cA Fully Distributed Arbiter for Multiprocessor Systems,\u201d Microprocessing and Microprogramming, Vol.11, No.1, pp.15\u201322, Jan. 1983.","journal-title":"Microprocessing and Microprogramming"},{"issue":"No.1","key":"83_CR6","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/T-C.1972.223429","volume":"C-21","author":"W. W. Plummer","year":"1972","unstructured":"W. W. Plummer, \u201cAsynchronous Arbiters,\u201d IEEE Trans. on Computers, Vol.C-21, No.1, pp.37\u201342, Jan. 1972.","journal-title":"IEEE Trans. on Computers"},{"issue":"No.2","key":"83_CR7","first-page":"49","volume":"130","author":"A. B. Kovaleski","year":"1983","unstructured":"A. B. Kovaleski, \u201cHigh-Speed Bus Arbiter for Multiprocessors,\u201d IEE Proc., Vol.130, Pt.E, No.2, pp.49\u201356, Mar. 1983.","journal-title":"IEE Proc."},{"issue":"No.4","key":"83_CR8","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MM.1984.291218","volume":"4","author":"D. M. Taub","year":"1984","unstructured":"D. M. Taub, \u201cArbitration and Control Acquisition in the Proposed IEEE 896 Futurebus,\u201d IEEE Micro, Vol.4, No.4, pp.28\u201341, Aug. 1984.","journal-title":"IEEE Micro"},{"key":"83_CR9","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1007\/978-1-4615-3992-6_2","volume-title":"The Verilog Hardware Description Language","author":"D. E. Thomas","year":"1991","unstructured":"D. E. Thomas and P. Moorby, The Verilog Hardware Description Language, pp.25\u201397, Kluwer Academic Publishers, Boston, 1991."},{"key":"83_CR10","first-page":"23.1","volume":"2","author":"Cadence Design Systems, Inc.","year":"1994","unstructured":"Cadence Design Systems, Inc., Verilog-XL Reference Manual, Vol.2, pp.23.1\u201324.62, Mar. 1994.","journal-title":"Verilog-XL Reference Manual"}],"container-title":["Lecture Notes in Computer Science","High-Performance Computing and Networking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0031656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,6]],"date-time":"2019-02-06T16:56:58Z","timestamp":1549472218000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0031656"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540628989","9783540690412"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/bfb0031656","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}