{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T13:40:24Z","timestamp":1725457224141},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540619376"},{"type":"electronic","value":"9783540495673"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/bfb0031810","type":"book-chapter","created":{"date-parts":[[2005,12,11]],"date-time":"2005-12-11T06:59:01Z","timestamp":1134284341000},"page":"218-232","source":"Crossref","is-referenced-by-count":20,"title":["Verification using uninterpreted functions and finite instantiations"],"prefix":"10.1007","author":[{"given":"Ramin","family":"Hojati","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Isles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Desmond","family":"Kirkpatrick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert K.","family":"Brayton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,25]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"V. Bhagwati, S. Devadas, \u201cAutomatic Verification of Pipelined Microprocessors\u201d, Proceedings of 31st Design Automation Conference, 1994.","DOI":"10.1145\/196244.196577"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"J. Burch, \u201cTechniques for Verifying Superscalar Microprocessors\u201d, Design Automation Conference, 1996.","DOI":"10.1145\/240518.240623"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"J. Burch, D. Dill, \u201cAutomated Verification of Pipelined Micro-processors\u201d, Computer-Aided Verification, 1994.","DOI":"10.1007\/3-540-58179-0_44"},{"key":"15_CR4","unstructured":"Ed C. Clarke, X. Zhao, \u201cWord Level Model Checking, A New Approach for Verifying Arithmetic Circuits\u201d, Technical Report, Carnegie Melon University, May 1995."},{"key":"15_CR5","unstructured":"Szu-Tsung Cheng and Robert K. Brayton, \u201cCompiling Verilog into Automata\u201d, University of California at Berkeley\u201d, Memorandum UCB\/ERL M94\/37, 1994."},{"key":"15_CR6","volume-title":"Automatic High-Level Verification Against Clocked Algorithmic Specifications","author":"F. Corella","year":"1993","unstructured":"F. Corella, \u201cAutomatic High-Level Verification Against Clocked Algorithmic Specifications\u201d, Proceedings of the IFIP WG10.2 Conference on Computer Hardware Description Languages and their Applications, Ottawa, Canada, Apr. 1993. Elsevier Science Publishers B.V."},{"key":"15_CR7","unstructured":"David Cyrluk, \u201cMicroprocessor Verification in PVS: A Methodology and Simple Example\u201d, Technical Report SRI-CSL-93-12, Computer Science Laboratory, SRI International, December 1993."},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"D. Cyrluk, P. Narendran, \u201cGround Temporal Logic: A Logic for Hardware Verification\u201d, Computer-Aided Verification, 1994.","DOI":"10.1007\/3-540-58179-0_59"},{"key":"15_CR9","unstructured":"D. Cyrluk, private communication, 1995."},{"key":"15_CR10","unstructured":"John L. Hennessy, David A. Patterson, \u201cComputer Architecture A Quantitative Approach\u201d, Morgan Kaufmann Publishers, 1990."},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Richard C. Ho, Han Yang, Mark A. Horowitz, David L. Dill, \u201cArchitecture Validation for Processors\u201d, Proceedings of the 22nd Annual Intl. Symposium on Computer Architecture, June 1995.","DOI":"10.1145\/223982.224450"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"R. Hojati, R. K. Brayton, \u201cAutomatic Datapath Abstraction of Hardware Systems\u201d, Conference on Computer-Aided Verification, 1995.","DOI":"10.1007\/3-540-60045-0_43"},{"key":"15_CR13","unstructured":"R. Hojati, R. Mueller-Thuns, P. Loewenstein R. K. Brayton, \u201cAutomatic Verification of Memory Systems which Execute Their Instructions Out of Order\u201d, Conference on Hardware Description Languages and Their Applications, 1995."},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"A. Aziz, F. Balarin, S. T. Cheng, R. Hojati, T. Kam, S. C. Krishnan, R. K. Ranjan, T. R. Shiple, V. Singhal, S. Tasiran, H.-Y. Wang, R. K. Brayton and A. L. Sangiovanni-Vincentelli, \u201cHSIS: A BDD-Based Environment for Formal Verification\u201d, Design Automation Conference, 1994.","DOI":"10.1145\/196244.196467"},{"key":"15_CR15","unstructured":"Peter Yan-Tek Hsu, \u201cDesign of the R8000 Microprocessor\u201d, IEEE Micro 1993. Also available at http:\/\/www.mips.com under R8000 microprocessor."},{"key":"15_CR16","unstructured":"John E. Hopcroft, Jeffery D. Ullman, \u201cIntroduction to Automata Theory, Languages, and Computation\u201d, Addison-Wesley, 1979."},{"key":"15_CR17","unstructured":"Mike Johnson, \u201cSuperscalar Microprocessor Design\u201d, Prentice Hall, 1991."},{"issue":"3","key":"15_CR18","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1016\/S0022-0000(70)80022-8","volume":"4","author":"D.C. Luckham","year":"1970","unstructured":"D.C. Luckham, D.M.R. Park, and M.S. Patterson, \u201cOn Formalized Computer Programs,\u201d Journal of Computer and System Sciences, 4, 3, pp. 220\u2013249, June 1970.","journal-title":"Journal of Computer and System Sciences"},{"key":"15_CR19","unstructured":"A. Charnas, et al. \u201cA 64b Microprocessor with Multimedia Support\u201d, International Solid-State Circuits Conference, pp178\u2013179, Feb, 1995."},{"key":"15_CR20","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1007\/BF01383966","volume":"6","author":"C. H. Seger","year":"1995","unstructured":"C. H. Seger, R. E. Bryant, \u201cFormal Verification by Symbolic Evaluation of Partially-Ordered Trajectories\u201d, Formal Methods in System Design, 6:147\u2013189, 1995.","journal-title":"Formal Methods in System Design"},{"key":"15_CR21","doi-asserted-by":"crossref","unstructured":"Toru Shonai, Tsuguo Shimizu, \u201cFormal Verification of Pipelined and Superscalar Processors\u201d, Conference on Hardware Description Languages, Tokyo, Japan, August 1995.","DOI":"10.1109\/ASPDAC.1995.486363"},{"key":"15_CR22","doi-asserted-by":"crossref","unstructured":"James E. Smith and Andrew R. Pleszkun, \u201cImplementing Precise Interrupts in Pipelined Processors\u201d, IEEE Transactions on Computers, Vol. 37, No. 5, May 1986.","DOI":"10.1109\/12.4607"},{"key":"15_CR23","doi-asserted-by":"crossref","unstructured":"Mandayam K. Srivas, Steven P. Miller, \u201cApplying Formal Verification to a Commercial Microprocessor\u201d, Conference on Hardware Description Languages, Tokyo, Japan, August 1995.","DOI":"10.1109\/ASPDAC.1995.486361"}],"container-title":["Lecture Notes in Computer Science","Formal Methods in Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0031810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,11]],"date-time":"2020-04-11T13:50:10Z","timestamp":1586613010000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/BFb0031810"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540619376","9783540495673"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/bfb0031810","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}