{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T21:07:50Z","timestamp":1743109670174,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540539513"},{"type":"electronic","value":"9783540464785"}],"license":[{"start":{"date-parts":[[1991,1,1]],"date-time":"1991-01-01T00:00:00Z","timestamp":662688000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[1991,1,1]],"date-time":"1991-01-01T00:00:00Z","timestamp":662688000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1991]]},"DOI":"10.1007\/bfb0032918","type":"book-chapter","created":{"date-parts":[[2005,12,1]],"date-time":"2005-12-01T05:53:45Z","timestamp":1133416425000},"page":"7-22","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["The next generation transputers and beyond"],"prefix":"10.1007","author":[{"given":"David","family":"May","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,6,17]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"M. Homewood, D. May, D. Shepherd, R. Shepherd, The IMS T800 Transputer, IEEE Micro, Volume 7 Number 5, October 1987","DOI":"10.1109\/MM.1987.305012"},{"key":"2_CR2","unstructured":"INMOS Itd., occam2 reference manual, Prentice Hall, 1988"},{"key":"2_CR3","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1137\/0211027","volume":"11","author":"L. G. Valiant","year":"1982","unstructured":"L. G. Valiant, A scheme for fast parallel communication, SIAM J. on computing, 11 (1982) 350\u2013361","journal-title":"SIAM J. on computing"},{"key":"2_CR4","unstructured":"L. G. Valiant, General Purpose Parallel Architectures, TR-07-89, Aiken Computation Laboratory, Harvard University"},{"key":"2_CR5","unstructured":"L. G. Valiant, G, J. Brebner, Universal Schemes for Parallel Communication, ACM STOC (1981) pp. 263\u2013277"},{"issue":"4","key":"2_CR6","doi-asserted-by":"publisher","first-page":"298","DOI":"10.1093\/comjnl\/30.4.298","volume":"30","author":"J. van Leeuwen","year":"1987","unstructured":"van Leeuwen, J., and Tan, R.B. Interval Routing The Computer Journal 30(4) 298\u2013307, 1987","journal-title":"The Computer Journal"}],"container-title":["Lecture Notes in Computer Science","Distributed Memory Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/BFb0032918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,5]],"date-time":"2023-05-05T17:48:22Z","timestamp":1683308902000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/BFb0032918"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991]]},"ISBN":["9783540539513","9783540464785"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/bfb0032918","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1991]]},"assertion":[{"value":"17 June 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}