{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T23:48:44Z","timestamp":1767138524237,"version":"build-2238731810"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783662232064","type":"print"},{"value":"9783662252093","type":"electronic"}],"license":[{"start":{"date-parts":[[1991,1,1]],"date-time":"1991-01-01T00:00:00Z","timestamp":662688000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1991]]},"DOI":"10.1007\/978-3-662-25209-3_4","type":"book-chapter","created":{"date-parts":[[2013,8,21]],"date-time":"2013-08-21T05:33:51Z","timestamp":1377063231000},"page":"34-51","source":"Crossref","is-referenced-by-count":3,"title":["A Novel High-Speed Memory Organization for Fine-Grain Multi-Thread Computing"],"prefix":"10.1007","author":[{"given":"Herbert H. J.","family":"Hum","sequence":"first","affiliation":[]},{"given":"Guang R.","family":"Gao","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"4_CR1","first-page":"104","volume-title":"Proceedings of the 17th International Symposium on Computer Architecture","author":"A Agarwal","year":"1990","unstructured":"A. Agarwal, B. H. Lim, D. Kranz, and J. Kubiatowicz. APRIL: A processor architecture for multiprocessing. In Proceedings of the 17th International Symposium on Computer Architecture, pages 104\u2013114, 1990."},{"key":"4_CR2","volume-title":"Proc. of the 1990 Intl. Conf. on Supercomputing","author":"R Alverson","year":"1990","unstructured":"R. Alverson et al. The Tera computer system. In Proc. of the 1990 Intl. Conf. on Supercomputing, 1990."},{"key":"4_CR3","unstructured":"Arvind. Personal communication, 1990."},{"key":"4_CR4","volume-title":"Computation Structures Group Memo","author":"Arvind and R. A. Iannucci","year":"1987","unstructured":"Arvind and R. A. Iannucci. Two fundamental issues in multiprocessing. Computation Structures Group Memo 226, Laboratory for Computer Science, MIT, 1987."},{"key":"4_CR5","volume-title":"Technical Support Center","author":"R Risc","year":"1990","unstructured":"R. Bell. IBM RISC system\/6000 preformance tuning for numerically intensive FORTRAN and C programs. Technical Report GG24\u20133611, IBM Int\u2019l. Technical Support Center, Aug. 1990."},{"key":"4_CR6","doi-asserted-by":"publisher","first-page":"564","DOI":"10.1109\/SUPERC.1990.130070","volume-title":"Proc. of the Supercomputing 90 Conference","author":"D Callahan","year":"1990","unstructured":"D. Callahan and A. Porterfield. Data cache performance of supercomputer applications. In Proc. of the Supercomputing \u201880 Conference, pages 564\u2013572, New York, New York, 1990."},{"key":"4_CR7","volume-title":"and Ken Kennedy. Improving register allocation for subscripted variables. Proceedings of the SIGPLAN 90 Conference on Programming Language Design and Implementation","author":"D Callahan","year":"1990","unstructured":"David Callahan, Steve Carr, and Ken Kennedy. Improving register allocation for subscripted variables. Proceedings of the SIGPLAN \u201880 Conference on Programming Language Design and Implementation, June 1990. White Plains, NY."},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"G. R. Gao, H. H. J. Hum, and Y. B. Wong. Towards efficient fine-grain software pipelining. In Proceedings of the ACM International Conference on Supercomputing, Amsterdam, Netherlands, June 1990.","DOI":"10.1145\/77726.255177"},{"key":"4_CR9","first-page":"861","volume-title":"Proceedings of the International Conference on Fifth-Generation Computers","author":"GR Gao","year":"1988","unstructured":"G. R. Gao, R. Tio, and H. J. Hum. Design of an efficient datafiow architecture without datafiow. In Proceedings of the International Conference on Fifth-Generation Computers, pages 861\u2013868, Tokyo, Japan, December 1988."},{"issue":"10","key":"4_CR10","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/6.40684","volume":"26","author":"P.P. Gelsinger","year":"1989","unstructured":"P.P. Gelsinger et al. Microprocessors circa 2000. IEEE Spectrum, pages 43\u201347, Oct. 1989.","journal-title":"IEEE Spectrum"},{"key":"4_CR11","first-page":"443","volume-title":"Proceedings of the 15th Annual International Symposium on Computer Architecture","author":"RH Halstead Jr","year":"1988","unstructured":"R. H. Halstead Jr and T. Fujita. MASA: A multithreaded processor architecture for parallel symbolic computing. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 443\u2013451, 1988."},{"key":"4_CR12","volume-title":"Computer Architecture: A Quantitative Approach","author":"JL Hennessy","year":"1990","unstructured":"J.L. Hennessy and D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgain Kaufman Publishers Inc., San Mateo, CA, 1990."},{"key":"4_CR13","first-page":"131","volume-title":"Proceedings of the 15th Annual International Symposium on Computer Architecture","author":"RA Iannucci","year":"1988","unstructured":"R. A. Iannucci. Toward a datafiow\/von Neumann hybrid architecture. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 131\u2013140, 1988."},{"key":"4_CR14","first-page":"272","volume-title":"Third Intl. Conf. on Arch. Support for Prog. Lang. and Operating Sys","author":"NP Jouppi","year":"1988","unstructured":"N.P. Jouppi and D.W. Wall. Available instruction-level parallelism for superscalar and superpipelined machines. In Third Intl. Conf. on Arch. Support for Prog. Lang. and Operating Sys., pages 272\u2013282, 1988."},{"key":"4_CR15","volume-title":"Proceedings of the 16th International Symposium on Computer Architecture","author":"R Nikhil","year":"1989","unstructured":"R. Nikhil and Arvind. Can datafiow subsume von Neumann computing? In Proceedings of the 16th International Symposium on Computer Architecture, pages 262\u2013272, Israel, 1989."},{"key":"4_CR16","volume-title":"Computation Structures Group Memo","author":"R","year":"1990","unstructured":"R: S. Nikhil and Arvind. Id: A language with implicit parallelism. Computation Structures Group Memo 305, Laboratory for Computer Science, MIT, 1990."},{"key":"4_CR17","volume-title":"Proc. of the Supercomputing Conference 88, Florida","author":"MR Thistle","year":"1988","unstructured":"M.R. Thistle and B.J. Smith. A processor architecture for Horizon. In Proc. of the Supercomputing Conference \u201888, Florida, 1988."},{"key":"4_CR18","unstructured":"K. R. Traub. Sequential implementation of lenient programming languages. Technical Report MIT\/LCS\/TR-417, Laboratory for Computer Science, MIT, 1988."}],"container-title":["Lecture Notes in Computer Science","Parle \u201991 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-25209-3_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T15:00:37Z","timestamp":1558018837000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-25209-3_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991]]},"ISBN":["9783662232064","9783662252093"],"references-count":18,"aliases":["10.1007\/bfb0035095"],"URL":"https:\/\/doi.org\/10.1007\/978-3-662-25209-3_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[1991]]}}}