{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T23:59:55Z","timestamp":1767139195064,"version":"build-2238731810"},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783662232064","type":"print"},{"value":"9783662252093","type":"electronic"}],"license":[{"start":{"date-parts":[[1991,1,1]],"date-time":"1991-01-01T00:00:00Z","timestamp":662688000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1991]]},"DOI":"10.1007\/978-3-662-25209-3_7","type":"book-chapter","created":{"date-parts":[[2013,8,21]],"date-time":"2013-08-21T05:33:51Z","timestamp":1377063231000},"page":"83-100","source":"Crossref","is-referenced-by-count":7,"title":["POMP or How to design a massively parallel machine with small developments"],"prefix":"10.1007","author":[{"given":"Philippe","family":"Hoogvorst","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronan","family":"Keryell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Matherat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Paris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"7_CR1","volume-title":"INRIA, editor, Parallel Algorithms 8 Architectures, pages 143-153, North-Holland","author":"M Auguin","year":"1986","unstructured":"M. Auguin and F. Boeri. The OPSILA Computer. In INRIA, editor, Parallel Algorithms 8 Architectures, pages 143-153, North-Holland, 1986."},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Kurt Akeley and Tom Jermoluk. High-Performance Polygon Rendering. In Computer Graphics (SIGGRAPH \u201988), ACM, August 1988. Volume 22, Number 4, pp 239 - 246.","DOI":"10.1145\/378456.378516"},{"key":"7_CR3","volume-title":"SIGARCH80, pages 168-173, IEEE","author":"E Kenneth","year":"1980","unstructured":"Kenneth E. Batcher. Architecture of a Massively Parallel Processor. In SIGARCH 80, pages 168-173, IEEE, 1980."},{"key":"7_CR4","first-page":"59","volume-title":"International Conference on Parallel Processing","author":"EC Bronson","year":"1989","unstructured":"Edward C. Bronson, Thorns L. Casavant, and Leah H. Jamieson. Experimental application-driven architecture analysis of an SIMD\/MIMD parallel processing system. In International Conference on Parallel Processing, pages 59 - 67, IEEE, Academic Press, 1989."},{"key":"7_CR5","volume-title":"SIGARCH85, pages 108-115, IEEE","author":"J Beetem","year":"1985","unstructured":"John Beetem, Monty Denneau, and Don Weingarten. The GF11 Supercomputer. In SIGARCH 85, pages 108-115, IEEE, 1985."},{"key":"7_CR6","volume-title":"IEEE, editor, IEEE Compcon Spring1990","author":"T Blank","year":"1990","unstructured":"Tom Blank. The Design of the MasPar MP-1, A Cost-Effective Massively Parallel Computer. In IEEE, editor, IEEE Compcon Spring 1990, February 1990."},{"key":"7_CR7","unstructured":"Torn Blank. The MasPar MP-1 Architecture. In IEEE, editor, IEEE Compcon Spring 1990, February 1990."},{"key":"7_CR8","unstructured":"Luc Boug\u00e9. On the Semantics of Languages for Massively Parallel SIMD Architecture. Technical Report LIENS-90-13, Laboratoire d\u2019Informatique de l\u2019Ecole Normale Sup\u00e9rieure, June 1990."},{"key":"7_CR9","unstructured":"Peter Christy. Software to Support Massively Parallel Computing on the MasPar MP-1. In IEEE, editor, IEEE Compcon Spring 1990, February 1990."},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Tse Yun Feng. A Survey of Interconnection Networks. Computer,14(12):12-27, December 1991. IEEE.","DOI":"10.1109\/C-M.1981.220290"},{"key":"7_CR11","unstructured":"Henry Fuchs and John Poulton. Pixel\u2014Plane: a VLSI\u2014oriented design for a raster graphics engine. VLSI Design, 2 (3), 1981."},{"issue":"4","key":"7_CR12","first-page":"79","volume":"23","author":"H Fuchs","year":"1989","unstructured":"Henry Fuchs, John Poulton, John Eyle, Trey Greer, Jack Goldfeather, David Ellsworth, Steve Molnar, Greg Turk, Brice Tebbs, and Laura Israel. Pixel\u2014Plane 5: A Heterogeneous Multiprocessor Graphics System Using Processor\u2014Enhanced Memories. In Computer Graphics (SIGGRAPH \u201989), ACM, July 1989. Volume 23, Number 4, pp 79 - 88.","journal-title":"ACM"},{"issue":"11","key":"7_CR13","doi-asserted-by":"publisher","first-page":"1109","DOI":"10.1109\/TC.1982.1675927","volume":"C-31","author":"Franklin","year":"1982","unstructured":"Mark A. Franklin, Donald F. Wann, and William J. Thomas. Pin Limitation and Partitionning of VLSI Interconnection Networks. IEEE Transactions on Computers, C-31(11): 1109 - 1116, November 1982.","journal-title":"IEEE Transactions on Computers"},{"key":"7_CR14","unstructured":"Geometric arithmetic parallel processor NCR45CG72. NCR, 1984."},{"key":"7_CR15","volume-title":"Future Parallel Computers, pages 321-348, Springer-Verlag","author":"K Wolfgang","year":"1986","unstructured":"Wolfgang K. Giloi. Interconnection networks for massively parallel computer systems. In Future Parallel Computers, pages 321-348, Springer-Verlag, 1986."},{"key":"7_CR16","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1007\/978-3-662-10345-6_3","volume-title":"The Illiac IV","author":"R. Michael Hord","year":"1982","unstructured":"R. Michael Hord. The ILLIAC IV, The First Supercomputer. Computer Science Press, 1982."},{"key":"7_CR17","unstructured":"The Transputer Databook. INMOS, 1989."},{"key":"7_CR18","unstructured":"James-H.Clark and Mark-R. Hannah. Distributed processing in a high performance smart image memory. Lambda, 1 (4), 1980."},{"key":"7_CR19","unstructured":"Ronan Keryell. POMP2: D\u2019un Petit Ordinateur Massivement Parall\u00e8le. Rapport de Magist\u00e8re, LIENS \u2014 Ecole Normale Sup\u00e9rieure, octobre 1989."},{"key":"7_CR20","first-page":"155","volume-title":"Advances in Computers","author":"S.C. Kothari","year":"1987","unstructured":"S. C. Kothari. Multistage Interconnection Networks fo Multiprocessor Systems, pages 155-199. Volume 26, Academic Press, 1987."},{"key":"7_CR21","volume-title":"Prentice-Hall","author":"BW Kernighan","year":"1978","unstructured":"Brian W. Kernighan and Dennis M. Ritchie. The C programming language. Prentice-Hall, 1978."},{"issue":"4","key":"7_CR22","first-page":"299","volume":"24","author":"D Kirk","year":"1990","unstructured":"David Kirk and Douglas Voorhies. The Rendering Architecture of the DN10000VS. In Computer Graphics (SIGGRAPH \u201990), ACM, August 1990. Volume 24, Number 4, pp 299 - 307.","journal-title":"ACM"},{"key":"7_CR23","unstructured":"Jean-Luc Levaire. Deux s\u00e9mantiques op\u00e9rationnelles pour POMPC. Dipl\u00f4me d\u2019Etude Approfondie, LIENS, Paris, September 1990."},{"key":"7_CR24","unstructured":"The multiC Programming Language: Extending C to Accomodate Data Parallel Processing. Technical Report, Wavetracer Inc., 1990."},{"key":"7_CR25","unstructured":"MC88100 RISC processor user\u2019s manual. MOTOROLA, 1988."},{"key":"7_CR26","unstructured":"Nicolas Paris. D\u00e9finition de POMPC (Version 1.5). Technical Report, LIENS, f\u00e9vrier 1990."},{"issue":"1","key":"7_CR27","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/71.80185","volume":"2","author":"D Isaac","year":"1991","unstructured":"Isaac D. Scherson. Orthogonal Graphs for the Construction of a Class of Interconnection Networks. IEEE Transactions on Parallel and Distributed Systems, 2 (1): 3 - 19, January 1991.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"4","key":"7_CR28","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1145\/859558.859560","volume":"12","author":"HJ Siegel","year":"1984","unstructured":"Howard Jay Siegel, Thomas Schwederski, Nathaniel J. Davis IV, and James T. Kuehn. PASM: A Reconfigurable Parallel System For Image Processing. ACM SIGARCH Newsletter, 12 (4): 7 - 19, September 1984.","journal-title":"ACM SIGARCH Newsletter"},{"key":"7_CR29","unstructured":"Jean-Philippe Thirion. Interval Arithmetic for High Resolution Ray Tracing. Technical Report LIENS-90-4, Laboratoire d\u2019Informatique de l\u2019Ecole Normale Sup\u00e9rieure, February 1990."},{"key":"7_CR30","unstructured":"Connection Machine Model CM-2 Technical Summary. Technical Report HA87-4, Thinking Machine Corporation, April 1987."},{"key":"7_CR31","unstructured":"Russ Tuck. Porta-SIMD: An Optimaly Portable SIMD Programming Language. PhD thesis, University of North Carolina at Chapel Hill, May 1990."},{"key":"7_CR32","unstructured":"XC 4000 Logic Cell\nTM\nArray Family. XILINX, 1990. Technical Data."}],"container-title":["Lecture Notes in Computer Science","Parle \u201991 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-662-25209-3_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T14:50:24Z","timestamp":1558018224000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-662-25209-3_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991]]},"ISBN":["9783662232064","9783662252093"],"references-count":32,"aliases":["10.1007\/bfb0035098"],"URL":"https:\/\/doi.org\/10.1007\/978-3-662-25209-3_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[1991]]}}}